Abstract
In SMECY, we believe that an efficient tool chain could only be defined when the type of parallelism required by an application domain and the hardware architecture is fixed. Furthermore, we believe that once a set of tools is available, it is possible with reasonable effort to change hardware architectures or change the type of parallelism exploited.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
The Multicore Association, “Industry standards to solve multicore challenges,” http://www.multicore-association.org/, 2011.
The Multicore Association, “Multicore Communication APIs,” http://www.multicore-association.org/workgroup/mcapi.php, 2011.
A. Basu, M. Bozga, and J. Sifakis, “Modeling heterogeneous real-time components in bip,” in Proceedings of the Fourth IEEE International Conference on Software Engineering and Formal Methods, ser. SEFM ’06. Washington, DC, USA: IEEE Computer Society, 2006, pp. 3–12. [Online]. Available: http://dx.doi.org/10.1109/SEFM.2006.27
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media New York
About this chapter
Cite this chapter
Mottin, J., Pacull, F., Keryell, R., Schleuniger, P. (2014). Compilation Tool Chains and Intermediate Representations. In: Torquati, M., Bertels, K., Karlsson, S., Pacull, F. (eds) Smart Multicore Embedded Systems. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-8800-2_2
Download citation
DOI: https://doi.org/10.1007/978-1-4614-8800-2_2
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-8799-9
Online ISBN: 978-1-4614-8800-2
eBook Packages: EngineeringEngineering (R0)