Path-Based Multicast Routing for 2D and 3D Mesh Networks

  • Masoumeh Ebrahimi
  • Masoud Daneshtalab
  • Pasi Liljeberg
  • Juha Plosila
  • Hannu Tenhunen


In this chapter, we address how to implement unicast and multicast routing algorithms efficiently in 2D and 3D mesh networks. To do this, we present several partitioning methods for the path-based multicast approach with different levels of efficiency. In path-based methods, a multicast message is routed along a path and the message is transferred to the destinations along this path. Partitioning methods divide the network into several logical partitions and assign destinations to different sets; one set for each partition covering destinations that belong to that partition. Smart partitioning methods must balance the sets and reduce the path length within each partition. All of the partitioning methods can be supported by a deterministic routing algorithm. However, in order to increase the performance, we design a general minimal and adaptive routing algorithm which is based on the Hamiltonian path and can be applied to all partitioning methods. The algorithm is simple and does not require any virtual channel for neither unicast nor multicast messages.


Source Node Destination Node Mesh Network Hamiltonian Path Recursive Partitioning 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    G.-M. Chiu, The odd-even turn model for adaptive routing. Ieee Trans. Parall. Distrib. Syst. 11(7), 729–738 (2000)CrossRefGoogle Scholar
  2. 2.
    P. Lotfi-Kamran, A.M. Rahmani, M. Daneshtalab, A. Afzali-Kusha, Z. Navabi, EDXY – a low cost congestion-aware routing algorithm for network-on-chips. J. Syst. Arch. 56(7), 256–264 (2010)CrossRefGoogle Scholar
  3. 3.
    M. Ebrahimi, M. Daneshtalab, F. Farahnakian, J. Plosila, P. Liljeberg, M. Palesi, H. Tenhunen, HARAQ: Congestion-aware learning model for highly adaptive routing algorithm in on-chip networks, in Proceedings of International Symposium on Networks-on-Chip (Denmark, 2012), pp. 19–26Google Scholar
  4. 4.
    M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, H. Tenhunen, CATRA- congestion aware trapezoid-based routing algorithm for on-chip networks, in Proceedings of Design, Automation Test in Europe Conference Exhibition (DATE) (Germany, 2012), pp. 320–325Google Scholar
  5. 5.
    N. E. Jerger, L.-S. Peh, M. Lipasti, Virtual circuit tree multicasting: A case for on-chip hardware multicast support, in Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA), vol. 36 (China, 2008), pp. 229–240Google Scholar
  6. 6.
    P. Abad, V. Puente, J. Gregorio, MRR: Enabling fully adaptive multicast routing for CMP interconnection networks, in Proceedings of IEEE 15th International Symposium on High Performance Computer Architecture (HPCA) (USA, 2009), pp. 355–366.Google Scholar
  7. 7.
    J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks (Morgan Kaufmann, San Francisco, 2003)Google Scholar
  8. 8.
    R.V. Boppana, S. Chalasani, C.S. Raghavendra, Resource deadlocks and performance of wormhole multicast routing algorithms. IEEE Trans. Parall. Distrib. Syst. 9(6), 535–549 (1998)CrossRefGoogle Scholar
  9. 9.
    M. Ebrahimi, M. Daneshtalab, P. Liljeberg, H. Tenhunen, HAMUM – A novel routing protocol for unicast and multicast traffic in MPSoCs, in Proceedings of 18th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP) (Italy, 2010), pp. 525–532Google Scholar
  10. 10.
    X. Lin, P.K. McKinley, L.M. Ni, Deadlock-free multicast wormhole routing in 2D mesh multicomputers. IEEE Trans. Parall. Distrib. Syst. 5(8), 793–804 (1994)CrossRefGoogle Scholar
  11. 11.
    W. Dally, B. Towles, Principles and Practices of Interconnection Networks (Morgan Kaufmann, San Francisco, 2003)Google Scholar
  12. 12.
    M. Ebrahimi, M. Daneshtalab, P. Liljeberg, J. Plosila, J. Flich, H. Tenhunen, Path-based partitioning methods for 3D networks-on-chip with minimal adaptive routing, IEEE Transactions on Computer (2012)Google Scholar
  13. 13.
    B.S. Feero, P.P. Pande, Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans. Comput. 58(1), 32–45 (2009)MathSciNetCrossRefGoogle Scholar
  14. 14.
    V.F. Pavlidis, E.G. Friedman, 3-D topologies for networks-on-chip. IEEE Trans. Very Large Scale Integr. (VlSI) Syst. 15(10), 1081–1090 (2007)CrossRefGoogle Scholar
  15. 15.
    F. Li, C. Nicopoulos, T. Richardson, Y. Xie, V. Narayanan, M. Kandemir, Design and management of 3D chip multiprocessors using network-in-memory, in Proceedings of ISCA-33 (USA, 2006), pp. 130–141Google Scholar
  16. 16.
    D. Park, S. Eachempati, R. Das, A.K. Mishra, Y. Xie, N. Vijaykrishnan, C.R. Das, MIRA: A multi-layered on-chip interconnect router architecture, in Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA) (China, 2008), pp. 251–261Google Scholar
  17. 17.
    S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The SPLASH-2 programs: characterization and methodological considerations, in Proceedings of 22nd Annual International Symposium on Computer Architecture (Italy, 1995), pp. 24–36Google Scholar
  18. 18.
    C. Bienia, S. Kumar, J.P. Singh, K. Li, The PARSEC benchmark suite: Characterization and architectural implications, in Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (Canada, 2008), pp. 72–81Google Scholar
  19. 19.
    M.M.K. Martin, D.J. Sorin, B.M. Beckmann, M.R. Marty, M. Xu, A.R. Alameldeen, K.E. Moore, M.D. Hill, D.A. Wood, Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset. Sigarch. Comput. Arch. News. 33(4), 92–99 (2005)CrossRefGoogle Scholar
  20. 20.
    N. Muralimanohar, R. Balasubramonian, N. Jouppi, Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0, in Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (USA, 2007), pp. 3–14Google Scholar
  21. 21.
    I. Loi, L. Benini, An efficient distributed memory interface for many-core platform with 3D stacked DRAM, in Proceedings of Design, Automation Test in Europe Conference Exhibition (DATE) (Germany, 2010), pp. 99–104Google Scholar
  22. 22.
    P. Kongetira, K. Aingaran, K. Olukotun, Niagara: A 32-way multithreaded sparc processor. IEEE Micro. 25(2), 21–29 (2005)CrossRefGoogle Scholar
  23. 23.
    B.M. Beckmann, D.A. Wood, Managing wire delay in large chip-multiprocessor caches, in Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture (Oregon, 2004), pp. 319–330Google Scholar
  24. 24.
    J. Hu, L. Wang, L. Jin, H. Z. JiangNan, Electrical modeling and characterization of through silicon vias (TSV), in Proceedings of International Conference on Microwave and Millimeter Wave Technology (ICMMT), China, 2012, vol. 2, pp. 1–4Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Masoumeh Ebrahimi
    • 1
  • Masoud Daneshtalab
    • 1
  • Pasi Liljeberg
    • 1
  • Juha Plosila
    • 1
  • Hannu Tenhunen
    • 1
  1. 1.University of TurkuTurkuFinland

Personalised recommendations