Skip to main content

Front-End Design Flow: Bridging the Algorithm-Architecture Gap

  • Chapter
  • First Online:
Energy-Efficient Communication Processors

Abstract

This chapter first illustrates the overall envisioned algorithm-architecture co-design flow for the proposed Domain Specific Instruction set Processor (DSIP) architecture template. Then, a part of this overall flow, i.e. the architecture template instantiation design flow, is explained. The proposed instantiation design flow can significantly contribute in bridging the cultural gap between algorithm and architecture designers, which is very essential for meeting the requirements of future designs. To demonstrate the feasibility of the proposed design flow, the application on two case studies is shown. This chapter complements the proposed DSIP architecture template of this book. Section 7.1 motivates the need for an algorithm-architecture co-design flow and reviews related issues. The proposed architecture template instantiation design flow is introduced in Sect. 7.2. In Sect. 7.3 the proposed design flow is applied to obtain the architecture instance for case study 1, i.e. the Multiple Input Multiple Output (MIMO) detector. The design of the Finite Impulse Response (FIR) filter architecture instances, i.e. case study 2, is shown in Sect. 7.4. Finally, Sect. 7.5 concludes this chapter.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Berset, T., Catthoor, F.: Technical note TN-11-WATS-TIP2: high level estimation for independent component analysis. Technical report, Holst Centre, IMEC-NL (2012)

    Google Scholar 

  2. Catthoor, F.: Slide set that explains the high-level estimation flow, IMEC. Available on request

    Google Scholar 

  3. Catthoor, F., Danckaert, K., Wuytack, S., Dutt, N.: Code transformations for data transfer and storage exploration preprocessing in multimedia processors. IEEE Des. Test Comput. 18(3), 70–82 (2001)

    Article  Google Scholar 

  4. Fasthuber, R., Raghavan, P., Catthoor, F.: An Enhancement for enabling variable multiplications on a general shift-add/sub datapath (2013, in preparation)

    Google Scholar 

  5. Li, M., Bougard, B., Novo, D., Van Thillo, W., Van der Perre, L., Catthoor, F.: Adaptive SSFE Near-ML MIMO detector with dynamic search range and 80–103Mbps flexible implementation. In: IEEE Global Telecommunication Conference. (GLOBECOM), pp. 1–5. IMEC (2008). doi:10.1109/GLOCOM.2008.ECP.632

  6. Li, M.: Algorithm and architecture co-design for software defined radio baseband. Ph.D. thesis, KU Leuven (2010)

    Google Scholar 

  7. Li, M., Appeltans, R., Amin, A., Torrea-Duran, R., Cappelle, H., Hartmann, M., Yomo, H., Kobayashi, K., Dejonghe, A., Van Der Perre, L.: Overview of a software defined downlink inner receiver for category-E LTE-advanced UE. In: IEEE International Conference on Communication (ICC), pp. 1–5 (2011). doi:10.1109/icc.2011.5963387

  8. Novo, D.: Exploiting adaptive precision in software defined radios. Ph.D. thesis, KU Leuven (2010)

    Google Scholar 

  9. Novo, D., Li, M., Fasthuber, R., Raghavan, P., Catthoor, F.: Exploiting finite precision information to guide data-flow mapping. In: Design Automation Conference (DAC), pp. 248–253 (2010)

    Google Scholar 

  10. Smith, A., Nagarajan, R., Sankaralingam, K., McDonald, R., Burger, D., Keckler, S., McKinley, K.: Dataflow predication. In: IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 89–102 (2006). doi:10.1109/MICRO.2006.17

  11. Voronenko, Y., Püschel, M.: Multiplierless multiple constant multiplication. ACM Trans. Algorithms 3(2), 11-es (2007). doi:10.1145/1240233.1240234

    Google Scholar 

  12. Zhang, N.: Algorithm/Architecture co-design for wireless communication systems. Ph.D. thesis, University of California, Berkeley (2001)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Robert Fasthuber .

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media New York

About this chapter

Cite this chapter

Fasthuber, R., Catthoor, F., Raghavan, P., Naessens, F. (2013). Front-End Design Flow: Bridging the Algorithm-Architecture Gap. In: Energy-Efficient Communication Processors. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-4992-8_7

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-4992-8_7

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-4991-1

  • Online ISBN: 978-1-4614-4992-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics