Advertisement

LARA Experiments

  • Fernando Gonçalves
  • Zlatko Petrov
  • José Gabriel de F. Coutinho
  • Razvan Nane
  • Vlad-Mihai Sima
  • João M. P. CardosoEmail author
  • Stephan Werner
  • Sujit Bhattacharya
  • Tiago Carvalho
  • Ricardo Nobre
  • José de Sá
  • João Teixeira
  • Pedro C. Diniz
  • Koen Bertels
  • George Constantinides
  • Wayne Luk
  • Juergen Becker
  • José Carlos Alves
  • João Canas Ferreira
  • Gabriel M. Almeida
Chapter

Abstract

This chapter describes a series of experiments aimed at evaluating the effectiveness of the REFLECT design-flow in terms of ease of use and quality of the generated designs. In these experiments, we exercised the use of LARA to control and guide the REFLECT design-flow components, such as the Harmonic weaver, the CoSy-based compilers, and the back-end Molen/ML510 toolchain. Various research results have been presented in previous publications focusing on specific aspects of the REFLECT design-flow [1], including strategies for optimizing hardware/software systems [2], strategies for optimizing hardware synthesis [3], strategies for hardware/software specialization [4], strategies for resource efficiency [5], and strategies addressing safety requirements [6, 7].

Keywords

Execution Time Hardware Design Voice Over Internet Protocol Partial Reconfiguration Innermost Loop 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    J.M.P. Cardoso, R. Nane, P. C. Diniz, Z. Petrov, K. Krátký, K. Bertels, M. Hübner, F. Gonçalves, J.G.F. Coutinho, G. Constantinides, B. Olivier, W. Luk, J. Becker, G. Kuzmanov, A new approach to control and guide the mapping of computations to FPGAs, in The International Conference Engineering of Reconfigurable Systems and Algorithms (ERSA’11), Las Vegas, Nevada, USA, 18–21 July 2011, CSREA Press. pp. 231–240Google Scholar
  2. 2.
    J.M.P. Cardoso, J. Teixeira, J. Alves, R. Nobre, P. Diniz, J. Coutinho, W. Luk, Specifying compiler strategies for FPGA-based systems, in 20th Annual IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM’2012), Toronto, Ontario, Canada 29 April–1 May 2012, pp. 192–199Google Scholar
  3. 3.
    J.M.P. Cardoso, T. Carvalho, J.G.F. Coutinho, P. Diniz, Z. Petrov, W. Luk, Controlling hardware synthesis with aspects, in 15th Euromicro Conference on Digital System Design: Architectures, Methods & Tools (DSD’12), Izmir-Turkey, 5–8 Sept 2012Google Scholar
  4. 4.
    J.M.P. Cardoso, T. Carvalho, J. Teixeira, P.C. Diniz, F. Gonçalves, Z. Petrov, Hardware/software specialization through aspects, in International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS’XII), Special Session on Programming paradigms for Reconfigurable Multi-Core Embedded Systems, Samos, Greece, 16–19 July 2012, pp. 260–267Google Scholar
  5. 5.
    J.G.F. Coutinho, S. Bhattacharya, W. Luk, G.A. Constantinides, J.M.P. Cardoso, T. Carvalho, Pedro C. Diniz, Z. Petrov, Resource-efficient designs using an aspect-oriented approach, in 10th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing (EUC’2012), 5–7 Dec, Paphos, CyprusGoogle Scholar
  6. 6.
    Z. Petrov, K. Krátký, J.M.P. Cardoso, P. Diniz, Programming safety requirements in the REFLECT design flow, in 9th IEEE International Conference on Industrial Informatics (INDIN’2011), 26–29 July 2011, Caparica, Lisbon, pp. 841–847Google Scholar
  7. 7.
    A. Azarian, J.C. Ferreira, S. Werner, Z. Petrov, J.M.P. Cardoso, M. Huebner, Analysis of error detection schemes: Toolchain support and hardware/software implications, in NASA/ESA NASA/ESA Conference on Adaptive Hardware and Systems, (AHS’2012), Erlangen, Germany, 25–28 June 2012. IEEE 2012, pp. 62–69Google Scholar
  8. 8.
    Xilinx Inc., ML510 Embedded Development User Guide, UG356 (v1.2) 16 June 2011Google Scholar
  9. 9.
    Z. Li, T. Bui, Robot path planning using fluid model. J. Intell. Robotic Syst. 21, 29–50, (1998)Google Scholar
  10. 10.
    K. Valavanis, T. Hebert, R. Kolluru, N. Tsourveloudis, Mobile robot navigation in 2-D dynamic environments using an electrostatic potential field. IEEE Trans. Syst. Cybern. 30(2), 187–196 (2000)Google Scholar
  11. 11.
    ISO/IEC 13818-3, Information technology—Generic coding of moving pictures and associated audio information—Part 3: AudioGoogle Scholar
  12. 12.
    ITU-T G-Series Recommendations, Coding of speech at 8 kbit/s using conjugate-structure algebraic-code-excited linear prediction (CS-ACELP), 01/2007Google Scholar
  13. 13.
    Coreworks S.A., SideWorks Reference Book, v2.1, 2012, http://www.coreworks-sa.com
  14. 14.
    I. Koren, C. Mani Krishna, Fault-Tolerant Systems (Morgan Kaufmann Publishers Inc., San Francisco, 2007)zbMATHGoogle Scholar
  15. 15.
    S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov, E.M. Panainte, The Molen polymorphic processor. IEEE Trans. Comput. 53(11), 1363–1375 (2004)CrossRefGoogle Scholar
  16. 16.
    J.M.P. Cardoso, J.G.F. Coutinho, T. Carvalho, LARA programming language specification, v2.0. REFLECT Int. Tech. Rep. (2012)Google Scholar
  17. 17.
    Xilinx Inc., All Programmable Technologies from Xilinx Inc., http://www.xilinx.com
  18. 18.
    Calypto Design Systems Inc. Catapult-C® High-Level Synthesis—Blue Book. (2011)Google Scholar
  19. 19.

Copyright information

© Springer Science+Business Media New York 2013

Authors and Affiliations

  • Fernando Gonçalves
    • 7
  • Zlatko Petrov
    • 1
  • José Gabriel de F. Coutinho
    • 6
  • Razvan Nane
    • 4
  • Vlad-Mihai Sima
    • 4
  • João M. P. Cardoso
    • 3
    Email author
  • Stephan Werner
    • 5
  • Sujit Bhattacharya
    • 6
  • Tiago Carvalho
    • 3
  • Ricardo Nobre
    • 3
  • José de Sá
    • 3
  • João Teixeira
    • 3
  • Pedro C. Diniz
    • 2
  • Koen Bertels
    • 4
  • George Constantinides
    • 6
  • Wayne Luk
    • 6
  • Juergen Becker
    • 5
  • José Carlos Alves
    • 3
  • João Canas Ferreira
    • 3
  • Gabriel M. Almeida
    • 5
  1. 1.Honeywell International s.r.o.HON, BrnoCzech Republic
  2. 2.Instituto de Engenharia de Sistemas e Computadores, Investigação e Desenvolvimento em Lisboa, INESC-IDLisboaPortugal
  3. 3.Faculdade de Engenharia da Universidade do Porto, FEUPPortoPortugal
  4. 4.Technische Universiteit Delft, TUDDelftThe Netherlands
  5. 5.Karlsruhe Institute of Technology, KITKarlsruheGermany
  6. 6.Imperial College London, IMPLondonUK
  7. 7.Coreworks—Projectos de Circuitos e Sistemas Electrónicos S.A., CWLisboaPortugal

Personalised recommendations