Impact of Statistical Variability on FinFET Technology: From Device, Statistical Compact Modelling to Statistical Circuit Simulation

  • A. AsenovEmail author
  • B. Cheng
  • A. R. Brown
  • X. Wang


New variability resilient device architectures will be required at the 22 nm CMOS technology node and beyond due to the ever-increasing statistical variability in traditional bulk MOSFETs. A TCAD-based Preliminary Design Kit (PDK) development strategy is present here for a 10 nm SOI FinFET technology, with reliable device statistical variability coming from the comprehensive 3D statistical device simulation and accurate statistical compact modelling. Results from the statistical simulation of a 6T SRAM cell demonstrate the advantages of FinFET technology.



This work was supported in part by the European Union through the EP7 Integrated Project Trams.


  1. 1.
    Moore GE (1975) Progress in digital electronics. In: Technical digest of the international electron devices meeting. IEEE Press, p 13Google Scholar
  2. 2.
    Cathignol A, Cheng B et al (2008) Quantitative evaluation of statistical variability sources in a 45 nm technological node LP N-MOSFET. IEEE Electron Device Lett 29:609–611CrossRefGoogle Scholar
  3. 3.
  4. 4.
    Arnaud F, Colquhoun S, Mareau AL, Kohler S, Jeannot S, Hasbani F et al (2011) Technology-circuit convergence for full-SOC platform in 28 nm and beyond. In: International electron devices meeting, Digest of technical papers, pp 374–377Google Scholar
  5. 5.
  6. 6.
    Dadgour H, Endo K, De V, Banerjee K (2008) Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability. In: International electron devices meeting, Digest of technical papers, pp 705–708Google Scholar
  7. 7.
    Cheng B, Roy S, Roy G, Adamu-Lema F, Asenov A (2005) Impact of intrinsic parameter fluctuations in decanano MOSFETs on yield and functionality of SRAM cells. Solid State Electron 49:740CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2013

Authors and Affiliations

  1. 1.Department of Electronics and Electrical Engineering, Device Modelling Group, School of EngineeringUniversity of GlasgowGlasgowUK
  2. 2.Gold Standard Simulations LtdGlasgowUK

Personalised recommendations