Variation Tolerant Low Power Sense Amplifiers

  • Vibhu Sharma
  • Francky Catthoor
  • Wim Dehaene
Part of the Analog Circuits and Signal Processing book series (ACSP)


This chapter describes the READ sense amplifier of the memory. It discusses the fundamental limitation on the SA performance, especially for the memories in deep submicron technologies. It covers various calibration based sense amplifier design techniques. With the practical implementation details for Multi-sized SA redundancy. And comparison of the various calibration based techniques. Then a charge limited sequential sensing concept is discussed. Finally the design and implementation details of a calibration free sense amplifier based on the charge limited sequential sensing is provided.


Internal Node Reference Voltage NMOS Transistor Voltage Swing SRAM Cell 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. N. Verma, A. Chandrakasan, A 256 kb 65 nm 8T sub threshold SRAM employing sense-amplifier redundancy. IEEE J. Solid-State Circuits 43(1), 141–149 (2008)Google Scholar
  2. M. Pelgrom et al., Matching properties of MOS transistors. IEEE J. Solid-State Circuits 24(5), 1433–1439 (1989)Google Scholar
  3. S. Cosemans, W. Dehaene, F. Catthoor, A 3.6pJ/Access 480 MHz, 128kbit on-chip SRAM with 850 MHz boost mode in 90 nm CMOS with tunable sense amplifiers. IEEE J. Solid State Circuits 44(7), 2065–2077 (2009)Google Scholar
  4. M. Bhargava, M. P. McCartney, A. Hoefler, K. Mai, Low-overhead, digital offset compensated, SRAM sense amplifiers, in Proceedings of IEEE Custom Integrated Circuits Conference (CICC), pp. 24-2-1-24-2-4, Sept 2009Google Scholar
  5. M. Sinangil, N. Verma A. Chandrakasan, Reconfigurable 8T ultra- dynamic voltage scalable (U-DVS) SRAM in 65 nm CMOS. IEEE J. Solid-State Circuits 44(11), 3163–3173 (2009)Google Scholar
  6. S. Cosemans, Variability-aware design of low power SRAM memories, U.D.C 621.3.049.77, May 2009Google Scholar
  7. V. Sharma et al., A 4.4pJ/Access 80 MHz, 2 K word X 64b memory with write masking feature and variability resilient multi-sized sense amplifier redundancy for W.S.Nodes, in Proceedings of IEEE European Solid State Conference (ESSCIRC), pp. 358–361 Sept 2010Google Scholar
  8. A. Kawasumi et al., A low-supply-voltage-operation SRAM with HCI trimmed sense amplifiers. IEEE J. Solid State Circuits 44(11), 2341–2347 (2010)Google Scholar
  9. V. Sharma et al., 8T SRAM with mimicked negative bit-lines and charge limited sequential sense amplifier for wireless sensor nodes, in Proceedings of IEEE European Solid State Circuits Conference (ESSCIRC), pp. 531–534 Sept 2011Google Scholar

Copyright information

© Springer Science+Business Media New York 2013

Authors and Affiliations

  • Vibhu Sharma
    • 1
  • Francky Catthoor
    • 2
  • Wim Dehaene
    • 1
  1. 1.ESAT-MICASK.U. LeuvenHeverleeBelgium
  2. 2.Departement ESATIMECHeverleeBelgium

Personalised recommendations