The Design of a High-Speed Image Acquisition System

Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 163)

Abstract

Image acquisition system is responsible for collecting and filtering the image data to reduce the size of data processing. The efficiency of image acquisition will directly affect our ability to process image information timely and accurately. This paper proposes a hardware scheme for high-speed image acquisition system. The high performance of FPGA is fully taken to realize the logic control of this system. The principle, function and design methods of each sub-module have been described in detail.

Keywords

Data acquisition FPGA High-speed acquisition system 

References

  1. 1.
    Yang Huiling, Wang Jun, Yang Huiwei (2008) Design of high frame frequency CMOS real-time image acquisition system. Microcomput Inform 24(3):300–309Google Scholar
  2. 2.
    Huang Jin, Guo Lihong, Li Yan (2004) High speed CCD digital video acquisition and parallel storing technology. J Chengchun Univer Sci Technol 27(3):104–106Google Scholar
  3. 3.
    Xu D, Boussakta S, Bentley JP (2000) An FPGA-based low-cost frame grabber for image processing applications. In: Proceedings of the 7th IEEE international conference, vol 212, pp 333–336Google Scholar
  4. 4.
    Olson TJ, Taylor JR, Lcokwood RJ (2003) Programming a pipelined image processor. Comput Vision Image Process 64(3):351–367Google Scholar
  5. 5.
    Saegusa DT, Maruyama T, Yamaguchi Y (2008) How fast is an FPGA in image processing. IEICE Techn Rep 108(48):83–88Google Scholar
  6. 6.
    Mohammad K, Agaian S (2009) Efficient FPGA implementation of convolution. IEEE Int Conf Syst Man Cybern 119:3478–3483Google Scholar
  7. 7.
    Yueli Hu, Huijie Ji (2009) Research on image median filtering algorithm and its FPGA implementation. Intell Syst WRI Glob Congr 209:226–230Google Scholar
  8. 8.
    Geng Yubo, Zhang Xiaodong, Chen Xi (2005) A high-speed real-time data acquisition system based on PCI bus. Ind Control Comput 18(5):32–33Google Scholar
  9. 9.
    Mohammad K, Agaian S (2009) Efficient FPGA implementation of convolution. IEEE Int Conf Syst Man Cybern 212:3478–3483Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  1. 1.Tibet University for NationalitiesXianyang CityChina

Personalised recommendations