Abstract
Among all available processes, GaAs process has better speed footprint when compared to standard CMOS digital technology. The former presents charge carriers with greater mobility and saturation velocity, v sat , thus pushing the f T to more than 250 GHz [14]. Considering comparable generations (technology nodes), CMOS has a lower f T , lower g m and lower driving capabilities. Nevertheless, CMOS has lower cost since it is fabricated from silicon and has a less demanding fabrication process requiring a minimum number of masks. Moreover, the mobility of the PMOS transistor is much higher when compared to an equivalent GaAs structure, which enables the implementation of efficient and complementary digital gates, thus reducing drastically static power consumption.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Oliveira, J.P., Goes, J. (2012). Wireless System and Circuit Design Space in Modern Digital CMOS Technology. In: Parametric Analog Signal Amplification Applied to Nanoscale CMOS Technologies. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1671-5_1
Download citation
DOI: https://doi.org/10.1007/978-1-4614-1671-5_1
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-1670-8
Online ISBN: 978-1-4614-1671-5
eBook Packages: EngineeringEngineering (R0)