Bottom-up Verification for CMOS Photonic Linear Heterogeneous System
The CMOS photonic circuit is typically a heterogeneous system, which contains both electronic and optical devices. To design and verify such kind of circuit, the conventional method is to design and simulate them separately, i.e., the electronic circuits in EDA tools and optical circuits in optical mode solver and FDTD (Finite-difference time-domain) simulator, and then to combine the two parts together. This process is tedious because the brute-force simulation for both electronic circuits and optical circuits could be very time consuming. Moreover, even if these individual simulations are done, the simulation of interface between electronic and optical circuits could be problematical because the signals at the interface for the two parts are not in the same physical discipline. So it will be necessary to create a common electrical/optical simulation environment, in which the designers are able to build the CMOS photonic heterogeneous system from both electronic and optical libraries. In this chapter, we will present a simulation methodology which allows to create a simulation environment for CMOS photonic heterogeneous system. Using hardware description language, we create behavioral models for optical devices with S-matrix formalism. The challenges in model implementation have been addressed, such as large-size vector representation at model ports and complex matrix calculation. And a Verilog-AMS + VPI simulation strategy is proposed to solve the simulation issues. Finally, the proposed method is applied to bottom-up verification of a micro-ring array, and the simulation result matches well with brute force simulation, while the simulation time is largely reduced.
KeywordsOutput Port Ring Resonator Digital Circuit Simulation Strategy Optical Circuit
The authors would like to thank Arjen Bakker from PheonixBV, Wim Bogaerts and Emmannuel Lambert from IMEC, Régis Orobtchouk and Guofang Fan from INSA de Lyon for their kind help and discussion.
- 1.I. O’Connor and F. Gaffiot, “On-Chip optical interconnect for Low-Power,” in Ultra Low-Power Electronics and Design, 2004, pp. 21–39.Google Scholar
- 3.A. W. Poon, F. Xu, and X. Luo, “Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip,” in Society of Photo-Optical Instrumentation Engineers (SPIE) Conference Series, vol. 6898, 2008, p. 28.Google Scholar
- 4.B. Little, S. Chu, H. Haus, J. Foresi, and J. Laine, “Microring resonator channel dropping filters,” Journal of Lightwave Technology, vol. 15, no. 6, pp. 998–1005, 1997. [Online]. Available: http://ieeexplore.ieee.org/Xplore/login.jsp?url=http.ieee.org-203
- 5.E. Drouard, M. Brière, F. Mieyeville, I. O’Connor, X. Letartre, and F. Gaffiot, “Optical Network-on-Chip Multi-Domain modeling using SystemC,” in Proc. 2004 Forum on Specification and Design Languages, 2004.Google Scholar
- 6.E. S. Morales, G. Zucchelli, M. Barnasconi, and N. Jugessur, “Novel methodology for functional modeling and simulation of wireless embedded systems,” EURASIP Journal on Embedded Systems, vol. 2008, p. 1–9, 2008.Google Scholar
- 7.Y. Zaidi, C. Grimm, and J. Haase, “Fast and unified SystemC AMS-HDL simulation,” in Proceedings of FDL 2009, 2009, pp. 1–6.Google Scholar
- 8.Silicon Integration Initiative. [Online]. Available: http://www.si2.org/
- 13.F. Pecheux, C. Lallement, and A. Vachoux, “VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 2, p. 204–225, 2005.CrossRefGoogle Scholar
- 14.D. Navarro, D. Ramat, F. Mieyeville, I. O’Connor, F. Gaffiot, and L. Carrel, “VHDL & VHDL-AMS modeling and simulation of a CMOS imager IP.”, Proceeding of FDL 2005.Google Scholar
- 15.Verilog-AMS Language Reference Manuals. version 2.3, Accellera, August 2008. [Online]. Available: http://www.eda.org/verilog-ams/htmlpages/lit.html