Abstract
For checking the temporal behaviour of embedded systems, real-time scheduling analysis based on abstract, formal models is a well-established method. To alleviate large over-approximation resulting from abstraction of the functional behaviour, task networks with functional extensions have been proposed. These extended task networks can be analysed by a combination of model-checking and testing. A major difficulty for such analytical models in practical use-cases is the non-trivial representation of a real implementation model.To overcome this limitation we propose a formal mapping of a concurrent, object-oriented, executable implementation model with explicit shared resources to a real-time task network with functional extensions. The mapping starts from a C++ subset and maps the functional behaviour based on externally observable synchronisation events. The proposed mapping allows to check the implementation model against functional and temporal requirements, like local and end-to-end deadlines.
This work is supported by the projects COMPLEX (FP7/247999) and COMBEST (FP7/215543), co-funded by the European Commission within the Seventh Framework Programme and by the German Research Council (DFG) in SFB/TR 14 AVACS.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsNotes
- 1.
Excludes the dynamic creation and destruction of objects (new & delete) and adds some coding guidelines only allowing tail recursion and static polymorphism.
- 2.
For simplicity, we assume unrolled loops here. For data-dependent iteration counts, an upper bound needs to be known.
- 3.
\({\Delta }_{en{d}_{i}}\) is the combined WCET interval at the end of T in trace γ i .
References
Aho, A.V., Sethi, R., Ullman, J.D.: Compilers: principles, techniques, and tools. Addison-Wesley Longman Publ., Boston, MA, USA (1986)
Büker, M., Metzner, A., Stierand, I.: Testing Real-Time Task Networks with Functional Extensions Using Model-Checking. In: 14th IEEE Conf. on Emerging Technologies and Factory Automation (2009)
Burns, A., Wellings, A.: Concurrency in Ada. Camb. Univ. Pr. (1997)
Fossy – Functional Oldenburg System Synthesiser. http://fossy.offis.de
Grüttner, K., Grabbe, C., Oppenheimer, F., Nebel, W.: Object Oriented Design and Synthesis of Communication in Hardware-/Software Systems with OSSS. In: Proceedings of the SASIMI 2007 (2007)
Grüttner, K., Oppenheimer, F., Nebel, W.: OSSS Methodology - System-Level Design and Synthesis of Embedded HW/SW Systems in C++. In: ISABEL 2008, Aalborg, Denmark (2008)
Hartmann, P.A., Grüttner, K., Ittershagen, P., Rettberg, A.: A Framework for Generic HW/SW Communication Using Remote Method Invocation. In: Proceedings of the 2011 Electronic System Level Synthesis Conference (ESLsyn’2011). San Diego, CA, USA (2011)
Hartmann, P.A., Reinkemeier, P., Kleen, H., Nebel, W.: Modeling of Embedded Software Multitasking in SystemC/OSSS, Lecture Notes in Electrical Engineering, vol. 36, chap. 14, pp. 213–226. Springer (2009). DOI 10.1007/978-1-4020-9714-0
Metzner, A.: Scheduling analysis of distributed real-time systems under functional constraints. In: Proc. Emerging Technologies and Factory Automation, ETFA, pp. 591–599 (2008). DOI 10.1109/ETFA.2008.4638458
Nenova, S., Kästner, D.: Worst-case timing estimation and architecture exploration in early design phases. In: N. Holsti (ed.) 9th Intl. Workshop on Worst-Case Execution Time Analysis. Dagstuhl, Germany (2009)
Perathoner, S., Wandeler, E., Thiele, L., Hamann, A., Schliecker, S., Henia, R., Racu, R., Ernst, R., Harbour, M.G.: Influence of different system abstractions on the performance analysis of distributed real-time systems. In: EMSOFT’07: Proc. of the 7th ACM & IEEE int. conf. on Embedded Software, pp. 193–202. ACM, New York, NY, USA (2007). DOI http://doi.acm.org/10.1145/1289927.1289959
Rox, J., Ernst, R.: Construction and Deconstruction of Hierarchical Event Streams with Multiple Hierarchical Layers. In: Proc. of the 20th Euromicro Conference on Real-Time Systems (ECRTS) (2008)
Schlichter, T., Haubelt, C., Hannig, F., Teich, J.: Using symbolic feasibility tests during design space exploration of heterogeneous multi-processor systems. In: 16th IEEE Intl. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP 2005), pp. 9–14 (2005)
Thiele, L., Chakraborty, S., Gries, M., Künzli, S.: A framework for evaluating design tradeoffs in packet processing architectures. In: Proc. of the 39th ann. Design Automation Conference, pp. 880–885. ACM. DOI http://doi.acm.org/10.1145/513918. 514136
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer Science+Business Media, LLC
About this paper
Cite this paper
Büker, M., Grüttner, K., Hartmann, P.A., Stierand, I. (2012). Mapping of Concurrent Object-Oriented Models to Extended Real-Time Task Networks. In: Kaźmierski, T., Morawiec, A. (eds) System Specification and Design Languages. Lecture Notes in Electrical Engineering, vol 106. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1427-8_3
Download citation
DOI: https://doi.org/10.1007/978-1-4614-1427-8_3
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-1426-1
Online ISBN: 978-1-4614-1427-8
eBook Packages: EngineeringEngineering (R0)