Evaluating Debugging Algorithms from a Qualitative Perspective

  • Alexander Finder
  • Görschwin Fey
Conference paper
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 106)


A bottleneck during hardware design is the localization and the correction of faults – so-called debugging. Several approaches for automation of debugging have been proposed. This paper describes a methodology for evaluation and comparison of automated debugging algorithms. A fault model for faults occurring in SystemC descriptions at design time or during implementation is an essential part of this methodology. Each type of fault is characterized by mutations on the program dependence graph. The presented methodology is applied to evaluate the capability of a simulation based debugging procedure. Both qualitative and quantitative assessments are made to evaluate the fault model.


Fault Model Design Fault Control Flow Graph Faulty Statement Data Dependency Graph 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Abadir, M., Ferguson, J., Kirkland, T.: Logic design verification via test generation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 7(1), 138–148 (1988)CrossRefGoogle Scholar
  2. 2.
    Bolchini, C., Miele, A., Sciuto, D.: Fault Models and Injection Strategies in SystemC Specifications. In: EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, pp. 88–95 (2008)Google Scholar
  3. 3.
    Fey, G., Safarpour, S., Veneris, A., Drechsler, R.: On the relation between simulation-based and SAT-based diagnosis. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 1139–1144 (2006)Google Scholar
  4. 4.
    Fey, G., Staber, S., Bloem, R., Drechsler, R.: Automatic fault localization for property checking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27(6), 1138–1149 (2008)CrossRefGoogle Scholar
  5. 5.
    Fin, A., Fummi, F., Pravadelli, G.: SystemC as a complete design and validation environment. In: SystemC: Methodologies and Applications, pp. 127–156. Kluwer Academic Publishers (2003)Google Scholar
  6. 6.
    Gallagher, K.B., Lyle, J.R.: Using program slicing in software maintenance. IEEE Transactions on Software Engineering 17, 751–761 (1991)CrossRefGoogle Scholar
  7. 7.
    Hayes, J.: Fault Modeling for Digital MOS Integrated Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 3(3), 200–208 (1984)CrossRefGoogle Scholar
  8. 8.
    Huang, S.Y., Cheng, K.T.: Formal Equivalence Checking and Design Debugging. Kluwer Academic Publishers (1998)Google Scholar
  9. 9.
    Khalil, M., Traon, Y.L., Robach, C.: Towards an automatic diagnosis for high-level design validation. In: Proceedings of the International Test Conference, pp. 1010–1018 (1998)Google Scholar
  10. 10.
    Köb, D., Wotawa, F.: A comparison of fault explanation and localization. In: International Workshop on Principles of Diagnosis, pp. 157–162 (2005)Google Scholar
  11. 11.
    Renieres, M., Reiss, S.P.: Fault localization with nearest neighbor queries. In: Proceedings of the IEEE International Conference on Automated Software Engineering, pp. 30–39 (2003)Google Scholar
  12. 12.
    The Open SystemC Initiative: (2010)
  13. 13.
    Zeller, A., Hildebrandt, R.: Simplifying and isolating failure-inducing input. IEEE Transactions on Software Engineering 28(2), 183–200 (2002)CrossRefGoogle Scholar
  14. 14.
    Zhang, X., He, H., Gupta, N., Gupta, R.: Experimental evaluation of using dynamic slices for fault location. In: Proceedings of the International Symposium on Automated Analysis-Driven Debugging, pp. 33–42. ACM (2005)Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2012

Authors and Affiliations

  1. 1.Group of Computer ArchitectureUniversity of BremenBremenGermany

Personalised recommendations