Run-Time Scalable Architecture for Deblocking Filtering in H.264/AVC and SVC Video Codecs

  • Andrés OteroEmail author
  • Teresa Cervero
  • Eduardo de la Torre
  • Sebastián López
  • Gustavo M. Callicó
  • Teresa Riesgo
  • Roberto Sarmiento


Systems relying on fixed hardware components with an invariable level of parallelism can suffer from an underuse of their logic resources. This weakness is especially notable when modern applications are implemented using more flexible and adaptable standards, like the latest release of the H.264/AVC, the scalable video coding, which offers several levels of scalability. This chapter presents a scalable architecture where the number of processing elements might be adapted at run time by means of exploiting a run-time variable parallelism throughout the dynamic and partial reconfiguration feature of modern FPGAs. Based on this proposal, a scalable deblocking filter core, compliant with the H.264/AVC and SVC standards, has been designed. This scalable core allows run-time addition or removal of computational units working in parallel. Scalability is offered together with a scalable parallelization strategy at the macroblock level, such that when the size of the architecture changes, MB filtering order is modified accordingly. Together with the deblocking filter, a reconfiguration engine suited to highly regular and modular architectures is also presented. Furthermore, the proposed architecture might be exploited as a generic scalable framework for implementing certain kinds of applications following similar parallelism patterns.


Functional Unit External Memory Scalable Video Code Direct Memory Access Scalable Architecture 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.



This chapter is supported by the Spanish Ministry of Science and Innovation and European Union (FEDER funds) in the context of Dynamic Reconfigurability for Scalability in Multimedia Oriented Networks (DR. SIMON) project, under contract TEC2008-065846-C02. On the other hand, the development of the reconfiguration engine was supported by the Artemis program under the project SMART (Secure, Mobile Visual Sensor Networks Architecture) with number ARTEMIS-2008-100032.


  1. 1.
    Banerjee S, Bozorgzadeh E, Dutt N (2009) Exploiting application data-parallelism on dynamically reconfigurable architectures: placement and architectural considerations. IEEE Transactions on very large scale integration (VLSI) systems 17(2):234–247Google Scholar
  2. 2.
    Becker J, Hubner M, Hettich G, Constapel R, Eisenmann J, Luka J (2007) Dynamic and partial FPGA exploitation. Proceedings of the IEEE, 95(2):438–452CrossRefGoogle Scholar
  3. 3.
    Cervero T, Otero A, Lpez S, De La Torre E, Callic G, Sarmiento R, Riesgo T (2011) A novel scalable deblocking filter architecture for H.264/AVC and SVC video codecs. In: Proceedings of the 2011 IEEE international conference on multimedia and expo (ICME) 2011Google Scholar
  4. 4.
    Cervero T, Otero A, De la Torre E, Lpez S, Callic G, Riesgo T, Sarmiento R (2011) Scalable 2D architecture for H.264 SVC deblocking filter with reconfiguration capabilities for on-demand adaptation. Proceedings of the SPIE, vol 8067, April 2011 (in press)Google Scholar
  5. 5.
    Chang-Seok Choi, Hanho Lee (2006) An reconfigurable FIR filter design on a partial reconfiguration platform. In: 1st international conference on communications and electronics. ICCE ’06., pp 352–355, 10–11 October 2006Google Scholar
  6. 6.
    Corbetta S, Morandi M, Novati M, Santambrogio MD, Sciuto D, Spoletini P (2009) Internal and external bitstream relocation for partial dynamic reconfiguration. IEEE Transactions on very large scale integration (VLSI) systems, I, 17(11):1650–1654Google Scholar
  7. 7.
    Dios A, Asenjo R, Navarro A, Corbera F, Zapata EL (2011) Wavefront template for the task-based programming model. In: The 24th international workshop on languages and compilers for parallel computing (LCPC 2011), Colorado State University, Fort Collins, Colorado, Sept 8–10 2011Google Scholar
  8. 8.
    Espeland H, Beskow PB, Stensland HK, Olsen PN, Kristofferson S, Griwodz C, Halvorsen P (2011) P2G. A framework for distributed real-time processing of multimedia data. In: Conference on parallel processing workshop, pp 416–426Google Scholar
  9. 9.
    Marc Snir (20xx) Wavefront patter (Dynamic Programming). In: Resources on Parallel Patterns, Pattern collection. Available at: Accessed 2011
  10. 10.
    ITU-T Rec. H.264, ISO/IEC 14496–10. H.264/AVC extension (Scalable Video Coding - SVC). Advanced Video Coding for Generic Audiovisual Services, Version 8: 2007/Version 10: 2009Google Scholar
  11. 11.
    Jian Huang, Jooheung Lee (2009) A self-reconfigurable platform for scalable DCT computation using compressed partial bitstreams and BlockRAM prefetching. IEEE Trans Circ Syst Video Tech 19(11):1623–1632CrossRefGoogle Scholar
  12. 12.
    Khraisha R, Jooheung Lee, (2010) A scalable H.264/AVC deblocking filter architecture using dynamic partial reconfiguration. In: IEEE international conference on acoustics speech and signal processing (ICASSP), pp 1566–1569, 14–19 Mar 2010Google Scholar
  13. 13.
    Kurafuji T, Haraguchi M, Nakajima M, Nishijima T, Tanizaki T, Yamasaki H, Sugimura T, Imai Y, Ishizaki M, Kumaki T, Murata K, Yoshida K, Shimomura E, Noda H, Okuno Y, Kamijo S, Koide T, Mattausch HJ, Arimoto K (2011) A scalable massively parallel processor for real-time image processing. IEEE Journal of solid-state circuits 46(10):2363–2373CrossRefGoogle Scholar
  14. 14.
    Like Y, Yuan W, Tianzhou C (2010) Input-driven reconfiguration for area and performance adaption of reconfigurable accelerators. In: IEEE 13th international conference on computational science and engineering (CSE), 11–13 December 2010, pp 237–244Google Scholar
  15. 15.
    List P, Joch A, Lainema J, Bjontegaard G, Karczewicz M (2003) Adaptive deblocking filter. IEEE Trans Circ Syst Video Tech 13(7):614–619CrossRefGoogle Scholar
  16. 16.
    Ostermann J, Bormans J, List P, Marpe D, Narroschke M, Pereira F, Stockhammer T, Wedi T (2004) Video coding with H.264/AVC: tools, performance, and complexity. IEEE Circ Syst Mag 4(1):7–28Google Scholar
  17. 17.
    Otero A, de la Torre E, Riesgo T, Krasteva YE (2010) Run-time scalable systolic coprocessors for flexible multimedia SoPCs. In: International conference on field programmable logic and applications (FPL), pp 70–76, Aug 31, 2010–Sept 2, 2010Google Scholar
  18. 18.
    Otero A, Morales-Cas, A, Portilla J, de la Torre E, Riesgo T (2010) A modular peripheral to support self-reconfiguration in SoCs. In: 13th Euromicro conference on digital system design: architectures, methods and tools (DSD), pp 88–95, 1–3 September 2010Google Scholar
  19. 19.
    Xilinx, Inc (2011) Partial Reconfiguration User Guide V12.1. In: Product Support and Documentation. Available at:\swmanuals/xilinx12.1/ug702.pdf. Accessed 2011Google Scholar
  20. 20.
    Xilinx, Inc (2011) Processor Local Bus description. In: CoreConnect Architecture. Available at:\coreconnectplb.htm. Accessed 2011Google Scholar
  21. 21.
    Salih MH, Arshad MR (2010) Design and implementation of embedded multiprocessor architecture using FPGA. IEEE simposium on industrial and applications, pp 579–584Google Scholar
  22. 22.
    Schwarz H, Marpe D, Wiegand T (2007) Overview of the scalable video coding extension of the H.264/AVC Standard. IEEE Trans Circ Syst Video Tech 17(9):1103–1120Google Scholar
  23. 23.
    Sedcole P, Blodget B, Becker T, Anderson J, Lysaght P (2006) Modular dynamic reconfiguration in virtex FPGAs. Computers and digital techniques, IEE Proceedings, 153(3):157–164CrossRefGoogle Scholar
  24. 24.
    Van der Tol, Erik B.; Jaspers, Egbert G (2003) Mapping of H.264 decoding on a multiprocessor architecture, In: Proceedings SPIE 5022:707–718 (Image and Video Communications and Processing 2003)Google Scholar
  25. 25.
    Weiguo Liu, Schmidt B (2003) Parallel design pattern for computational biology and scientific computing applications. In: Proceedings of IEEE international conference on cluster computing, 2003Google Scholar
  26. 26.
    Wiegand T, Sullivan GJ, Bjontegaard G, Luthra A (2003) Overview of the H.264/AVC video coding standard. IEEE Trans Circ Syst Video Tech 13(7):560–576Google Scholar
  27. 27.
    Xilinx, Inc (2011) Bus Macros description. Application Note [Online] Available at: Accessed 2011
  28. 28.
    Xilinx, Inc (2011) Module-Based Partial Reconfiguration. Application Note [Online]. Available at: Accessed 2011

Copyright information

© Springer Science+Business Media, LLC 2013

Authors and Affiliations

  • Andrés Otero
    • 1
    Email author
  • Teresa Cervero
    • 2
  • Eduardo de la Torre
    • 1
  • Sebastián López
    • 2
  • Gustavo M. Callicó
    • 2
  • Teresa Riesgo
    • 1
  • Roberto Sarmiento
    • 2
  1. 1.CEI, Universidad Politécnica de Madrid, E.T.S.I.Industriales. José Guitérrez Abascal 2MadridSpain
  2. 2.IUMA, Universidad de Las Palmas de Gran CanariaMadridSpain

Personalised recommendations