Switch Design for Soft Interconnection Networks

  • Giorgos DimitrakopoulosEmail author
  • Christoforos Kachris
  • Emmanouil Kalligeros


Soft on-FGPA interconnection networks are gaining increasing importance since they simplify the integration of heterogeneous components and parallelize, at the same time, the communication among the modules of the system. The switches are the basic building blocks of such networks, and their design critically affects the performance of the whole system. The way data traverse each switch is governed by the operation of the arbiter and the crossbar’s multiplexers that need to be efficiently mapped on the FPGA fabric. The LUT mapping of wide multiplexers has been well investigated, either by enhancing the features of the corresponding mapping algorithms or by fully exploiting the structure and the additional features of the FPGA logic blocks. However, the combined mapping of an arbiter and a multiplexer as a whole to the programmable logic and interconnect of an FPGA has not been sufficiently explored. This chapter aims at bridging this gap; we will first present and compare the traditional implementations that are based on separate allocator and crossbar modules, and then we will expand the design space by presenting new soft macros that can handle allocation and multiplexing concurrently.


Interconnection Network Virtual Channel Priority Vector Data Word Active Request 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Altera (2011) Applying the benefits of network on a chip architecture to FPGA system design. Tech. Rep., Jan 2011Google Scholar
  2. 2.
    Azimi M, Dai D, Mejia A, Park D, Saharoy R, Vaidya AS (2009) Flexible and adaptive on-chip interconnect for terascale architectures. Intel Tech J 13(4):62–77Google Scholar
  3. 3.
    Becker DU, Dally WJ (2009) Allocator implementations for network-on-chip routers. In: Proceedings of the ACM/IEEEE international supercomputing conference, 2009Google Scholar
  4. 4.
    Bhatti NK, Shingal N (2009) LUT based multiplexers. US Patent 7,486,110, Feb 2009Google Scholar
  5. 5.
    Brebner G, Levi D (2003) Networking on chip with platform FPGAs. In: Proceedings of the IEEE international conference on field-programmable technology, Dec 2003, pp 13–20Google Scholar
  6. 6.
    Dally WJ (1990) Virtual-channel flow control. In: Proceedings of the 17th annual international symposium computer architecture (ISCA), May 1990, pp 60–68Google Scholar
  7. 7.
    Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the 38th design automation conference (DAC), June 2001, pp 684–689Google Scholar
  8. 8.
    Dally WJ, Towles B (2004) Principles and practices of interconnection networks. Morgan Kauffman, San FranciscoGoogle Scholar
  9. 9.
    Dimitrakopoulos G, Chrysos N, Galanopoulos C (2008) Fast arbiters for on-chip network switches. In: IEEE international conference on computer design (ICCD), 2008, pp 664–670CrossRefGoogle Scholar
  10. 10.
    Dimitrakopoulos G, Galanopoulos K, Mavrokefalidis C, Nikolos D (2008) Low-power leading-zero counting and anticipation logic for high-speed floating point units. IEEE Transactions on very large scale integration (VLSI) Systems (16)7:837–850Google Scholar
  11. 11.
    Galles M (1997) Spider: a high-speed network interconnect. IEEE Micro 17(1):34–39MathSciNetCrossRefGoogle Scholar
  12. 12.
    Gupta P, McKeown N (1999) Designing and implementing a fast crossbar scheduler. IEEE Micro 19(1):20–28CrossRefGoogle Scholar
  13. 13.
    Hurt J, May A, Zhu X, Lin B (1999) Design and implementation of high-speed symmetric crossbar schedulers. In: IEEE international conference on communications (ICC), June 1999, pp 253–258Google Scholar
  14. 14.
    Jamieson P, Rose J (2005) Mapping multiplexers onto hard multipliers in FPGAs. In: Proceedings of IEEE NewCAS conference, June 2005, pp 323–326Google Scholar
  15. 15.
    Kapre N, Mehta N, Delorimier M, Rubin R, Barnor H, Wilson MJ, Wrighton M, Dehon A (2006) Packet-switched vs. time-multiplexed FPGA overlay networks. In: Proceedings of the IEEE symposium on field-programmable custom computing machines, 2006, pp 205–215Google Scholar
  16. 16.
    Lee J, Shannon L (2010) Predicting the performance of application specific NoCs implemented on FPGAs. In: Proceedings of the 18th annual ACM/SIGDA international symposium on field programmable gate arrays - FPGA 10. ACM Press, New York, 2010, pp 23–32Google Scholar
  17. 17.
    Lu Y, McCanny J, Sezer S (2011) Generic low-latency NoC router architecture for FPGA computing systems, fpl, In: 21st international conference on field programmable logic and applications, 2011, pp 82–89Google Scholar
  18. 18.
    Matsutani H, Koibuchi M, Amano H, Yoshinaga T (2009) Prediction router: yet another low latency on-chip router architecture. In: Proceedings of the 15th IEEE international symposium on high-performance computer architecture (HPCA), Feb. 2009, pp 367–378Google Scholar
  19. 19.
    Metzgen P, Nancekievill D (2005) Multiplexer restructuring for FPGA implementation cost reduction. In: Proceedings of the 42nd design automation conference, 2005, pp 421–426Google Scholar
  20. 20.
    Mukherjee SS, Silla F, Bannon P, Emer JS, Lang S, Webb D (2002) A comparative study of arbitration algorithms for the Alpha 21364 pipelined router. In: Proceedings of the 10th international conference on architectural support for programming languages and operating systems (ASPLOS-X), 2002, pp 223–234Google Scholar
  21. 21.
    Mullins RD, West AF, Moore SW (2004) Low-latency virtual-channel routers for on-chip networks. In: Proceedings of the 31st annual international symposium on computer architecture (ISCA), 2004, pp 188–197Google Scholar
  22. 22.
    Peh L.-S, Dally WJ (2001) A delay model and speculative architecture for pipelined routers. In: Proceedings of the 7th international symposium on high-performance computer architecture (HPCA-7), 2001Google Scholar
  23. 23.
    Pirvu M, Bhuyan L, Ni N (1999) The impact of link arbitration on switch performance. In: Proceedings of the 5th high-performance computer architecture (HPCA), 1999, pp 228–235Google Scholar
  24. 24.
    Saldana M, Shannon L, Craig J, Chow P (2007) Routability of network topologies in FPGAs. IEEE Transactions on very large scale integration (VLSI) Systems 15(8):948–951Google Scholar
  25. 25.
    Shelburne M, Patterson C, Athanas P, Jones M, Martin B, Fong R (2008) MetaWire: using FPGA configuration circuitry to emulate a network-on-chip. In: Proceedings of the 2008 international conference on field programmable logic and applications, Sept 2008, pp 257–262Google Scholar
  26. 26.
    Tamir Y, Chi H.-C (1993) Symmetric crossbar arbiters for VLSI communication switches. IEEE Trans Parallel Distr Syst 4(1):13–27CrossRefGoogle Scholar
  27. 27.
    Vassiliadis S, Sourdis I (2007) FLUX interconnection networks on demand. J Syst Architect 53(10):777–793CrossRefGoogle Scholar
  28. 28.
    Wittig RD, Mohan S (2003) Method for implementing large multiplexers with FPGA lookup tables. US Patent 6,505,337 B1, Jan 2003Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2013

Authors and Affiliations

  • Giorgos Dimitrakopoulos
    • 1
    Email author
  • Christoforos Kachris
    • 2
  • Emmanouil Kalligeros
    • 3
  1. 1.Electrical and Computer Engineering DepartmentDemocritus University of Thrace (DUTH)XanthiGreece
  2. 2.Athens Information Technology (AIT)AthensGreece
  3. 3.Information and Communication Systems Engineering DepartmentUniversity of the AegeanSamosGreece

Personalised recommendations