Compact CLEFIA Implementation on FPGAs

  • Ricardo ChavesEmail author


In this chapter two compact hardware structures for the computation of the CLEFIA encryption algorithm are presented. One structure based on the existing state of the art and a novel structure with a more compact organization. The implementation of the 128-bit input key scheduling in hardware is also herein presented. This chapter shows that, with the use of the existing embedded FPGA components and a careful scheduling, throughputs above 1 Gbit/s can be achieved with a resource usage as low as 238 LUTs and 3 BRAMs on a Virtex 4 FPGA. Implementation results suggest that a LUT reduction up to 60 % can be achieved at a performance cost of 15 % on a Virtex 4 FPGA, resulting in throughput/slice efficiency gains up to 2.25 times, when compared with the related state of the art. Results also suggest that the implementation of the key scheduling in hardware imply an increase of up to 100 % of the needed area resources but without significantly affecting the ciphering throughput.


Data Path Pipeline Stage Digital Right Management Hardware Structure Diffusion Matrice 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.



This work was supported by the Portuguese Foundation for Science and for Technology (INESC-ID multi-annual funding) through the PIDDAC Program funds and by the QREN Program under contract N o 3487.


  1. 1.
    Chen H, Wu W, Feng D (2007) Differential fault analysis on CLEFIA. Information and communications security, pp 284–295 Scholar
  2. 2.
    Elbirt A, Yip W, Chetwynd B, Paar C (2001) An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Trans Very Large Scale Integration (VLSI) Syst 9(4):545–557 Scholar
  3. 3.
    Good T, Benaissa M (2005) AES on FPGA from the fastest to the smallest. Cryptographic hardware and embedded systems–CHES 2005, pp 427–440 Scholar
  4. 4.
    Kryjak T, Gorgon M (2009) Pipeline implementation of the 128-bit block cipher CLEFIA in FPGA. In: International conference on field programmable logic and applications, FPL 2009, pp 373–378. IEEEGoogle Scholar
  5. 5.
    Rodriquez-Henriquez F, Saqib N, Díaz-Pérez A, Koc C (2006) Cryptographic algorithms on reconfigurable hardware, vol 978. Springer, New YorkGoogle Scholar
  6. 6.
    Shirai T, Mizuno A (2007) A compact and high-speed cipher suitable for limited resource environment. In: Third ETSI security workshop presentation. Sophia-Antipolis, FranceGoogle Scholar
  7. 7.
    Shirai T, Shibutani K (2006) On Feistel structures using a diffusion switching mechanism. In: Fast software encryption, pp 41–56. Springer, New YorkGoogle Scholar
  8. 8.
    Shirai T, Shibutani K, Akishita T, Moriai S, Iwata T (2007) The 128-bit blockcipher CLEFIA. In: Fast software encryption, pp 181–195. Springer, New YorkGoogle Scholar
  9. 9.
    SONYCorporation (2007) The 128-bit block cipher CLEFIA security and performance evaluations. URL Cited 3 December
  10. 10.
    SONYCorporation (2007) The 128-bit blockcipher CLEFIA - algorithm specification. URL Cited 3 December
  11. 11.
    Sugawara T, Homma N, Aoki T, Satoh A (2008) High-performance ASIC implementations of the 128-bit block cipher CLEFIA. In: IEEE international symposium on circuits and systems, ISCAS 2008, pp 2925–2928. IEEEGoogle Scholar
  12. 12.
    Tsunoo Y, Tsujihara E, Shigeri M, Suzaki T, Kawabata T (2008) Cryptanalysis of CLEFIA using multiple impossible differentials. In: International symposium on information theory and its applications, ISITA 2008, pp 1–6. IEEEGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2013

Authors and Affiliations

  1. 1.INESC-ID, IST-TULisbonLisboaPortugal

Personalised recommendations