In the previous chapter we have discussed about the conventional and efficient buffer insertion technique [1, 3]. By the end of that chapter we also discussed that buffer insertion is going to be inefficient for incoming DSM technologies. In this chapter we would discuss another device insertion technique in very large scale integration (VLSI) interconnects. This chapter deals with another device called Schmidt trigger as a repeater element in interconnects. We would discuss the basic Schmidt trigger and its properties, CMOS implementation of Schmidt trigger and its application in interconnects.
- 1.El-Moursy, Magdy A., and Eby G. Friedman. “Optimum wire sizing of RLC interconnect with repeaters.” Proceedings of the 13th ACM Great Lakes symposium on VLSI. ACM, 2003.Google Scholar
- 3.Semiconductor Industry Association, The National Technology Roadmap for Semiconductors 1997 Edition.Google Scholar
- 4.P. Sotiriadis, “Interconnect Modeling and Optimization in Deep Submicron Technologies,” Dissertation Thesis, Massachusetts Institute of Technology, May 2002.Google Scholar
- 7.Saini, Sandeep, et al. “An Alternative approach to buffer insertion for delay and power reduction in VLSI interconnects.” VLSI Design, 2010. VLSID’10. 23rd International Conference on. IEEE, 2010.Google Scholar
- 8.Saini, Sandeep. A Novel Approach to reduce Delay and Power in VLSI Interconnects. Diss. International Institute of Information Technology Hyderabad, INDIA, 2010.Google Scholar
- 9.Saini, Sandeep, et al. “Schmitt trigger as an alternative to buffer insertion for delay and power reduction in VLSI interconnects.” TENCON 2009-2009 IEEE Region 10 Conference. IEEE, 2009.Google Scholar