Advertisement

Integrated Circuit Implementation

  • Bupesh PanditaEmail author
Chapter
  • 869 Downloads
Part of the Analog Circuits and Signal Processing book series (ACSP)

Abstract

The previous chapter discussed the architecture and system level considerations in the design of the proposed fourth-order complex ΔΣ modulator. The required specifications for each building block were also discussed in that chapter. This chapter discusses the implementation of each of these blocks in a 0.18 μm CMOS technology. Due to a high sampling clock frequency and the mixed-signal nature of the ADC, special care has to be taken to minimize the cross-talk of digital noise into the sensitive analog nodes. In Chap. 4, the impact of mismatch on the SNDR and IMR of the ADC was discussed. In the layout of the ADC, special attention must be paid to minimizing the mismatch between the real and the quadrature channels. The chapter discusses the layout considerations that were taken into account and the techniques that were followed during the layout of the proposed ΔΣ modulator.

Keywords

Clock Generator Clock Phase Image Rejection Sampling Capacitor Polyphase Filter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    D. G. Haigh and B. Singh, “A switching scheme for switched capacitor filters which reduces the effect of parasitic capacitances associated with switch control terminal,” Proc. IEEE Int. Symp. Circuits Syst., June 1983, vol. 2, pp. 586–589.Google Scholar
  2. 2.
    Mohammed Dessouky, and Andreas Kaiser, “Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping,” IEEE J. Solid-State Circuits, vol.36, no. 3, pp. 349–355, March 2001.CrossRefGoogle Scholar
  3. 3.
    A. Baschirotto, and R. Castello, “A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing,” IEEE J.Solid-State Circuits, vol. 32, no. 12, pp. 1979–1986, December 1997.CrossRefGoogle Scholar
  4. 4.
    Cadence Design Systems Inc., Spectre, Version 6.1.1, San Jose, California, 2006.Google Scholar
  5. 5.
    D. Senderowicz, S. F. Dreyer, J. H. Huggins, and C. A. Laber, “A family of differential NMOS analog circuits for a PCM codec filter chip,” IEEE J.Solid-State Circuits, vol. 17, no. 6, pp. 1014–1023, December 1982.CrossRefGoogle Scholar
  6. 6.
    Akira Yukawa, “A CMOS 8-bit high-speed A/D converter IC,” IEEE J. Solid-State Circuits, vol. SC-20, no. 3, pp. 775–779, June 1985.Google Scholar
  7. 7.
    M. Rebeschini, and P.F. Ferguson, “Analog circuit design for ΔΣ DACs,” in Delta- Sigma Data Converters: Theory, Design, and Simulation, S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds. New York: IEEE Press, 1997, ch. 12.Google Scholar
  8. 8.
    Wolfram Research, Inc., Mathematica, Version 6.0, Champaign, IL., Wolfram Research, 2007.Google Scholar
  9. 9.
    A. Hastings, The Art of Analog Layout (2nd Edition), ISBN 0131464108, Prentice Hall, New Jersey, 2005.Google Scholar
  10. 10.
    Analog Devices Inc., AD9852: CMOS 300 MSPS Complete DDS, 2007.Google Scholar
  11. 11.
    F. Behbahani, A. Karimi-Sanjaani, Wee-Guan Tan, A. Roithmeier, J.C. Leete, K. Hoshino, A. A. Abidi, “CMOS mixers and polyphase filters for large image rejection,” IEEE Journal of Solid-State Circuits, Vol. 36, Issue. 8, pp. 873–887, June 2001.Google Scholar
  12. 12.
    Mark I. Montrose, EMC and Printed Circuit Board: Design, Theory, and layout Made Simple (1st Edition), ISBN 078034703X, Wiley-IEEE Press, 1998.Google Scholar
  13. 13.
    L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, T. Roy, “Power distribution system design methodology and capacitor selection for modern CMOS technology,” IEEE Transactions on Advanced Packaging, Vol. 22, Issue. 3, pp. 284–291, August 1999.CrossRefGoogle Scholar
  14. 14.
    Ralph Morrison, Grounding and Shielding Circuits and Interference (5th Edition), ISBN 0470097728, Wiley-IEEE Press, 2007.Google Scholar
  15. 15.
    L. J. Breems, R. Rutten, R. van Veldhoven, G. van der Weide, H. Termeer, “A 56mW CT quadrature cascaded ΔΣ modulator with 77dB DR in a near Zero-IF 20MHz band,” ISSCC Dig. Tech. Papers, pp. 238–599, Feb. 2007.Google Scholar
  16. 16.
    S. Ouzounov, R. van Veldhoven, C. Bastiaansen, K. Vongehr, R. van Wegberg, G. Geelen, L. Breems, “A 1.2V 121-Mode CT ΔΣ modulator for wireless receivers in 90nm CMOS,” ISSCC Dig. Tech. Papers, pp. 242–600, Feb. 2007.Google Scholar
  17. 17.
    R. Schreier, N. Abaskharoun, H. Shibata, D. Paterson, S. Rose, I. Mehr, Q. Luu, “A 375-mW Quadrature Bandpass ΔΣ ADC With 8.5-MHz BW and 90-dB DR at 44 MHz,” IEEE Journal of Solid-State Circuits, Vol. 41, Issue. 12, pp. 2632–2640, December 2006.CrossRefGoogle Scholar
  18. 18.
    Paulo G. R. Silva, L. J. Breems, Kofi A.A Makinawa, Raf Roovers, Johan H. Huijsing, “An 118dB DR CT IF-to-baseband ΔΣ modulator for AM/FM/IBOC radio receivers,” ISSCC Dig. Tech. Papers, pp. 66–637, Feb. 2006.Google Scholar
  19. 19.
    Yoshihisa Fujimoto, Yusuke Kanazawa, Pascal Lore, Masayuki Miyamoto, “An 80/ 100MS/s 76.3/70.1dB SNDR ΔΣ ADC for digital TV receivers,” ISSCC Dig. Tech. Papers, pp. 76–639, Feb. 2006.Google Scholar
  20. 20.
    Jesus Arias,Peter Kiss, Vladimir Prodanov, Vito Boccuzzi, Mihai Banu, David Bisbal, Jacinto San Pablo, Luis Quintanilla, and Juan Barbolla, “A 32-mW 320-MHz Continuous-Time Complex Delta-SigmaADC for Multi-Mode Wireless-LAN Receivers,” IEEE Journal of Solid-State Circuits, vol. 41, pp. 339–351, Feb 2006.CrossRefGoogle Scholar
  21. 21.
    Kong-Pang Pun, Wang-Tung Cheng, Chiu-Sing Choy, Cheong-Fat Chun, “A 75-dB image rejection IF-input quadrature-sampling SC ΔΣ modulator,” IEEE Journal of Solid-State Circuits, Vol. 41, Issue. 6, pp. 1353–1363, June 2006.CrossRefGoogle Scholar
  22. 22.
    F. Munoz, K. Philips, A. Torralba, “A 4.7mW 89.5dB DR CT complex ΔΣ ADC with built-in LPF,” ISSCC Dig. Tech. Papers, pp. 500–613, Feb. 2005.Google Scholar
  23. 23.
    Navid Yaghini, David Johns, “A 43mW CT complex ΔΣ ADC with 23MHz of signal bandwidth and 68.8dB SNDR,” ISSCC Dig. Tech. Papers, pp. 502–613, Feb. 2005.Google Scholar
  24. 24.
    John Laurence Melanson, “Delta-sigma modulators with integral digital low-pass filtering,” United States Patent, US 7,116,721. Google Scholar
  25. 25.
    Yann Le Guillou, “Feedforward sigma-delta AD converter with an optimized builtin filter function,” European Patent, WO 2007/066273. Google Scholar
  26. 26.
    Yann Le Guillou, Hussein Fakhoury, “Continuous-time sigma-delta analog-todigital converter with non-invasive filters(s) for immunity preservation against interferers,” European Patent, WO 2006/054214. Google Scholar
  27. 27.
    M. Ranjbar, O. Oliaei, “Continuous-time feed-forward ΣΔ- modulators with robust signal transfer function,” Electronics Letters, vol. 43, no. 24, pp. 1878–1881, 22nd November 2007.Google Scholar
  28. 28.
    N. Jouida, N. C. Rebai, A. Ghazel, “Built-in Filtering for Out-of-Channel Interferers in Continuous-Time Quadrature Bandpass Delta Sigma Modulators,” ICECS, pp. 947–950, December 2007.Google Scholar
  29. 29.
    Y. Le Guillou, H. Fakhoury, “Elliptic filtering in continuous-time sigma-delta modulato,” Electronics Letters, vol. 41, no. 4, pp. 167–168, 17th February 2007Google Scholar
  30. 30.
    N. Beilleau, H. Abouushady, and M. M. Louerat, “Filtering adjacent channel blockers using signal-transfer-function of continuous-time ΔΣ modulators,” IEEE Midwest symposium on circuits and systems, July 2004.Google Scholar
  31. 31.
    K. Philips, P.A.C.M. Nuijten, R.L.J. Roovers, A.H.M. van Roermund, F.M. Chavero, M.T. Pallares, A. Torralba, “A continuous-time ΣΔ ADC with increased immunity to interferers,” IEEE Journal of Solid-State Circuits, Vol. 39, Issue. 12, pp. 2170–2178, December 2004.CrossRefGoogle Scholar
  32. 32.
    Synopsys, Inc., Raphael- Interconnect Analysis Tool, Mountain View, CA, 2005.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  1. 1.AMDMarkhamCanada

Personalised recommendations