Abstract
The overall mission of the 4S project (Smart Chips for Smart Surroundings) was to define and develop efficient flexible, reconfigurable core building blocks, including the supporting tools, for future Ambient System Devices. Reconfigurability offers the needed flexibility and adaptability, it provides the efficiency needed for these systems, it enables systems that can adapt to rapidly changing environmental conditions, it enables communication over heterogeneous wireless networks, and it reduces risks: reconfigurable systems can adapt to standards that may vary from place to place or standards that have changed during and after product development. In 4S we focused on heterogeneous building blocks such as analogue, hardwired functions, fine and coarse grain reconfigurable tiles and microprocessors. Such a platform can adapt to a wide application space without the need for specialized ASICs. A novel power aware design flow and runtime system was developed. The runtime system decides dynamically about the near-optimal application mapping to the given hardware platform. The overall concept was verified on hardware platforms based on an existing SoC and in a second step with novel silicon. DRM (Digital Radio Mondiale) and MPEG4 Video applications have been implemented on the platforms demonstrating the adaptability of the 4S concept.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
OSYRES: http://www.ti-wmc.nl
Marcel D. van de Burgwal, Gerard J.M. Smit, Gerard K. Rauwerda and Paul M. Heysters, Hydra: an Energy-efficient and Reconfigurable Network Interface, Proceedings of the 2006 International Conference on Engineering of Reconfigurable Systems & Algorithms, 26–29 June 2006, Las Vegas, USA, pp. 171–177, CSREA Press, ISBN 1-60132-011-6
Gerard K. Rauwerda, Paul M. Heysters and Gerard J.M. Smit, Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 1, pp. 3–13, January 2008
P.T. Wolkotte, G.J.M. Smit, G.K. Rauwerda, L.T. Smit, An Energy-Efficient Reconfigurable Circuit Switched Network-on-Chip. In Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS’05) – 12th Reconfigurable Architecture Workshop (RAW 2005), 4–8 Apr 2005, Denver, Colorado, USA. 155. IEEE Computer Society. ISBN 0-7695-2312-9
XPP-III Processor Overview (White Paper), URL: http://www.pactxpp.com
Reconfiguration on XPP-III Processors (White Paper), URL: http://www.pactxpp.com
Programming XPP-III processors (White Paper), URL: http://www.pactxpp.com
M. Weinhardt, M. Vorbach, V. Baumgarte, and F. May: Using Function Folding to Improve Silicon Efficiency of Reconfigurable Arithmetic Arrays, Proceedings of the IEEE International Conference on Field-Programmable Technology FPT’04, Brisbane, Australia, Dec. 2004
G.J.M. Smit, A.B.J. Kokkeler, P.T. Wolkotte, P.K.F. Hölzenspies, M.D. van de Burgwal, and P.M. Heysters. The Chameleon Architecture for Streaming DSP Applications. EURASIP Journal on Embedded Systems, 2007. 78082. ISSN 1687–3955
L. T. Smit, G. J. Smit, J. L. Hurink, H. Broersma, D. Paulusma, and P. T. Wolkotte, “Run-time assignment of tasks to multiple heterogeneous processors,” in 5TH PROGRESS Symposium on Embedded Systems. STW Technology Foundation, 2004, pp. 185–192.
A. Duller, G. Panesar, and D. Towner. Parallel Processing – the picoChip way! In J. Broenink and G. Hilderink, editors, Communicating Processing Architectures 2003, pages 125–138, 2003.
J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the cell multiprocessor. In IBM Journal of Research and Development, 2005.
Guangming Lu, H. Singh, Ming-Hau Lee, N. Bagherzadeh, F.J. Kurdahi, E.M.C. Filho, and V. Castro-Alves. The MorphoSys dynamically reconfigurable system-on-chip. In Evolvable Hardware, 1999. Proceedings of the First NASA/DoD Workshop on, pages 152–160, 1999.
Jung Ho Ahn, W.J. Dally, B. Khailany, U.J. Kapasi, and A. Das. Evaluating the imagine stream architecture. In Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on, pages 14–25, 2004.
M. Taylor et al., “The RAW microprocessor: a computational fabric for software circuits and general-purpose programs,” Micro, IEEE, vol. 22, no. 2, pp. 25–35, 2002.
H. Zhang et al., “A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing,” Solid-State Circuits, IEEE Journal of, vol. 35, no. 11, pp. 1697–1704, 2000.
F. Thoma et al., “MORPHEUS: heterogeneous reconfigurable computing,” in Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on, 2007, pp. 409–414.
CRISP project, Cutting-edge Reconfigurable ICs for Stream Processing, http://www.crisp-project.eu
Acknowledgements
The authors wish to acknowledge Jens Becker (ITIV, Karlsruhe Institute of Technology) and Jan Stoter (WMC) for review and, last but not least, all project partners, reviewers and EU project officers for their contributions that enabled to successfully fulfil the goals of the 4S project.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Schüler, E., König, R., Becker, J., Rauwerda, G., van de Burgwal, M., Smit, G.J.M. (2011). Smart Chips for Smart Surroundings – 4S. In: Cardoso, J., Hübner, M. (eds) Reconfigurable Computing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0061-5_6
Download citation
DOI: https://doi.org/10.1007/978-1-4614-0061-5_6
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-0060-8
Online ISBN: 978-1-4614-0061-5
eBook Packages: EngineeringEngineering (R0)