Skip to main content

HiPEAC: Upcoming Challenges in Reconfigurable Computing

  • Chapter
  • First Online:

Abstract

The new developments in semiconductor technology cause significant problems in chips’ performance, power consumption and reliability, indicating that the “golden” CMOS era is long gone. Technology scaling does not deliver anymore significant performance speedup, the increasing power density poses severe limitations in chips, while, transistors become less reliable. The above introduce great challenges for reconfigurable computing; that is to provide the answer to the performance, power-efficiency and reliability quest posed by current technology trends. Reconfigurable Computing has the potential to achieve such a goal; however, ­several improvements are required to be performed first. In this chapter, we discuss a number of issues which need to be addressed in order to make Reconfigurable Computing a widely used solution for future systems.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   89.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   119.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Notes

  1. 1.

     With the term “expected performance” we mean performance that meets the application and system requirements; that depending on the system can be: high performance, real-time performance, guaranteed latency or throughput, etc.

References

  1. Wayne Luk, “Reconfigurable Computing: Coordinated Customisation of Architecture and Compilation”, 2nd HiPEAC Workshop on Reconfigurable Computing, Keynote Speech, Gothenborg, Sweden, Jan. 2008

    Google Scholar 

  2. M. Flynn, “Accelerating computations using data parallelism”, CE TU Delft colloquium, Sept. 2009.

    Google Scholar 

  3. Flynn, M., Dimond, R., Mencer, O., and Pell, O. 2008. “Finding Speedup in Parallel Processors”, In Proceedings of the 2008 international Symposium on Parallel and Distributed Computing (ISPDC ), July, 2008.

    Google Scholar 

  4. http://www.maxeler.com/

  5. http://www.conveycomputer.com/

  6. International Technology Roadmap for Semiconductors: http://www.itrs.net/

  7. S. Borkar “Designing reliable systems from unreliable components: The challenges of transistor variability and degradation”, IEEE Micro, 25(6):10–16, 2005.

    Article  Google Scholar 

  8. T. Austin, V. Bertacco, S. Mahlke, and Y. Cao, “Reliable Systems on Unreliable Fabrics,” IEEE Des. Test, vol. 25, iss. 4, pp. 322–332, 2008.

    Google Scholar 

  9. Hauck, S. and DeHon, A. “Reconfigurable Computing: the Theory and Practice of FPGA-Based Computation”, Morgan Kaufmann Publishers Inc., 2008.

    Google Scholar 

  10. Georgi N. Gaydadjiev and Stamatis Vassiliadis, “Flux Caches: What Are They and Are They Useful?”, Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pp. 93–102, 2005.

    Google Scholar 

  11. K. De Bosschere, W. Luk, X. Martorell, N. Navarro, M. O’Boyle, D.N. Pnevmatikatos, A. Ramírez, P. Sainrat, A. Seznec, P. Stenström, O. Temam, “High-Performance Embedded Architecture and Compilation Roadmap”, T. HiPEAC 1: 5–29, 2007.

    Google Scholar 

  12. EU Workshop on reconfigurable computing, Brussels - December 13, 2007.

    Google Scholar 

Download references

Acknowledgments

We would like to acknowledge all the members of the HiPEAC Reconfigurable Computing cluster for the fruitful discussions regarding the upcoming challenges in reconfigurable computing, and especially thank the rest of the cluster board J. Becker, W. Luk, N. Navarro, and D. Sciuto for their feedback as well as R. Giorgi, D. Pnevmatikatos, D. Soudris, D. Stroobandt, and P. Trancoso for their valuable comments. Furthermore, we would like to thank S. Tzilis for his help on extracting the technology trends from the ITRS documents. Finally, we would like to acknowledge that this chapter is a continuation of the Reconfigurable Computing theme in the HiPEAC1 Roadmap [11] and has been influenced by the EU Workshop on Reconfigurable Computing [12].

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ioannis Sourdis .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Sourdis, I., Gaydadjiev, G.N. (2011). HiPEAC: Upcoming Challenges in Reconfigurable Computing. In: Cardoso, J., Hübner, M. (eds) Reconfigurable Computing. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-0061-5_3

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-0061-5_3

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-0060-8

  • Online ISBN: 978-1-4614-0061-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics