Routing of VLSI chips is a complex and time consuming task. To manage the complexity of the problem, routing is attempted at different levels. At the highest level the areas set aside for routing nets between different functional blocks on the chip surface is divided into rectangular routing areas called channels. This step also decides on the order in which channels should be routed. The second step involves deciding the channels that each net passes through. The final step of routing is the detailed routing of each channel which is discussed in this chapter.
KeywordsGreedy Algorithm Human Designer VLSI Chip Interconnection Layer Interconnection Wire
Unable to display preview. Download preview PDF.