Overview of a 32-Bit Microprocessor Design Project

  • Pat Bosshart
Part of the The Kluwer International Series in Engineering and Computer Science book series (SECS, volume 24)


This paper will attempt to give an overview of a large microprocessor design project. Its purpose is not so much to describe a particular machine, but rather to describe the design process. It will present the design approaches taken and the design tools used or created during the project, and will cover topics such as the division of work, problem areas and important results. However, in order to properly set that discussion in perspective, a brief description of the microprocessor will also be given.


Test Pattern Control Section Test Chip Register Transfer Level Automatic Test Pattern Generation 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    P. Yang, D. Hocevar, P. Cox, C. Machala, and P. Chatterjee, “An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design,” IEEE Transactions on Computer-Aided Design, VOL CAD-5, No. 1, Jan. 1986, pp 5–14.CrossRefGoogle Scholar
  2. [2]
    P. Yang and P. Chatterjee, “An Optimal Parameter Extraction Program for MOSFET Models,” IEEE Transactions on Electron Devices, VOL ED-30, No. 9, Sept. 1983, pp 1214–1219.CrossRefGoogle Scholar
  3. [3]
    A. Nishamura, S.S. Mahant-Shetti, J. Givens, E. Born, R. Haken, R. Chapman, and P. Chatterjee, “Multiplexed Test Structure: A Novel VLSI Technology Development Tool,” Proc. IEEE Workshop on Test Structures, Long Beach, CA., Feb. 17–18, 1986, pp 336–355.Google Scholar
  4. [4]
    C. Shaw, P. Bosshart, V. Kalyan, T. Houston, and D. Matzke, “RESCUE: A Comprehensive Control Logic Layout Synthesis System,” 1986 IEEE International Conference on Computer-Aided Design, Santa Clara, Ca., to be published.Google Scholar
  5. [5]
    J. Ousterhout, ”Crystal: A Timing Analyser for NMOS VLSI Circuits,” Proc. 3rd Caltech Conf, on VLSI, March 1983, pp 57–69.Google Scholar
  6. [6]
    N. Weste, “MULGA, An Interactive Symbolic Layout System for the Design of Integrated Circuits,” Bell System Technical Journal, VOL 60, No. 6, July- August 1981, pp 823–858.Google Scholar
  7. [7]
    P. Bosshart, and T. Sridhar, “Test Methodology for a 32-Bit Processor Chip,” 1986 IEEE International Conference on Computer-Aided Design, Santa Clara, Ca., to be published.Google Scholar

Copyright information

© Kluwer Academic Publishers 1987

Authors and Affiliations

  • Pat Bosshart
    • 1
  1. 1.Texas Instruments IncorporatedDallasUSA

Personalised recommendations