Skip to main content

A Method for Realistic Comparisons of Sorting Algorithms for VLSI

  • Chapter
  • 135 Accesses

Abstract

A method for comparing the asymptotic performance of different sorting algorithms for VLSI is proposed. For each algorithm it takes into account the maximal problem size that is realizable on a single chip under the restrictions imposed by the available technology. This sorting chip is used to perform a sort-split operation on blocks of data in an external merge algorithm for sorting arbitrarily large sets of data. The performance of the merge algorithm is determined by the execution time and period of the sorting chip used. Thus a realistic comparison of the practical feasability of sorting algorithms for VLSI is obtained.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Akl, S.G. and Schmeck, H., 1986, Systolic Sorting in a Sequential Input/Output Environment, Parallel Computing 3, pp. 11–23.

    Article  MATH  Google Scholar 

  • Batcher, K.E., 1968, Sorting Networks and their Applications, in: Proc. AFIPS 1968 SJCC, Vol. 32, AFIPS Press, Montvale, N.J., pp. 307–314.

    Google Scholar 

  • Bonuccelli, M.A., Lodi, E., and Pagli, L., 1984, External Sorting in VLSI, IEEE Trans. Comput. C-33, pp. 931–934.

    Article  Google Scholar 

  • Chen, T.C., Lum, V.Y., and Tung, C., 1978, The Rebound Sorter: An Efficient Sort Engine for Large Files, in: Proc. 4th Int. Conf. on Very Large Data Bases, pp. 312–318.

    Google Scholar 

  • Knuth, D.E., 1973, The Art of Computer Programming, Vol. 3: Sorting and Searching, Addison-Wesley.

    Google Scholar 

  • Kumar, M. and Hirschberg, D.S., 1983, An Efficient Implementation of Batcher’s Odd-Even Merge Algorithm and its Application in Parallel Sorting Schemes, IEEE Trans. Comput. C-32, pp. 254–264.

    Article  Google Scholar 

  • Lang, H.-W., Schimmler, M., Schmeck, H., and Schroder, H., 1985, Systolic Sorting on a Mesh-Connected Network, IEEE Trans. Comput. C-34, pp. 652–658.

    Article  Google Scholar 

  • Lee, D.T., Chang, H., and Wong, C.K., 1981, An On-Chip Compare/Steer Bubble Sorter, IEEE Trans. Comput. C-30, pp. 396–404.

    Article  MathSciNet  Google Scholar 

  • Mangir, T.E., 1983, Impact and Limitations of Interconnect Technology on VLSI and Restructurable VLSI Design, in: Proc. IEEE Int. Conf. on Computer Design: VLSI in Computers, pp. 735–739.

    Google Scholar 

  • Miranker, G.S., Tang, L., and Wong, C.K., 1983, A “Zero Time” VLSI Sorter, IBM Journal of Research and Development (2) pp. 140–148.

    Article  Google Scholar 

  • Nassimi, D. and Sahni, S., 1979, Bitonic Sort on a Mesh-Connected Parallel Computer, IEEE Trans. Comput. C-28, pp. 2–7.

    Article  Google Scholar 

  • Nath, D.D., Maheshwari, S.N., and Bhatt, P.C.P., 1983, Efficient VLSI Net-works for Parallel Processing Based on Orthogonal Trees, IEEE Trans.Comput. C-32, pp. 569–581.

    Article  Google Scholar 

  • Preparata, F.P. and Vuillemin, J., 1981, The Cube-Connected Cycles: A Versatile Network for Parallel Computation, Comm. ACM 24, pp. 300–309.

    Article  MathSciNet  Google Scholar 

  • Rudolph, L., 1984, A Robust Sorting Network, in: Proc. Conf. on Advanced Research in VLSI, M.I.T., January 1984, pp. 26–33.

    Google Scholar 

  • Schroder, H., 1983, Partition Sorts for VLSI, Proc. 13. GI-Jahrestagung, Hamburg, October 1983, Informatik-Fachberichte 73, pp. 101–116.

    Google Scholar 

  • Shin, H., Welch, A.J., and Malek, M., 1983, I/O Overlapped Sorting Schemes for VLSI, in: Proc. IEEE Int. Conf. on Computer Design: VLSI in Computers, pp. 731–734.

    Google Scholar 

  • Thompson, C.D., 1983, The VLSI Complexity of Sorting, IEEE Trans. Comput. C-32, pp. 1171–1184.

    Article  Google Scholar 

  • Thompson, CD. and Kung, H.T., 1977, Sorting on a Mesh-Connected Parallel Computer, Comm. ACM 20, pp. 263–271.

    Article  MathSciNet  MATH  Google Scholar 

  • Thompson, CD. and Raghavan, P., 1984, On Estimating the Performance of VLSI Circuits, in: Proc. Conf. on Advanced Research in VLSI, M.I.T., January 1984, pp. 34–44.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Plenum Press, New York

About this chapter

Cite this chapter

Lang, HW., Schimmler, M., Schmeck, H., Schröder, H. (1987). A Method for Realistic Comparisons of Sorting Algorithms for VLSI. In: Ghosh, S.P., Kambayashi, Y., Tanaka, K. (eds) Foundations of Data Organization. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1881-1_25

Download citation

  • DOI: https://doi.org/10.1007/978-1-4613-1881-1_25

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4612-9048-3

  • Online ISBN: 978-1-4613-1881-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics