The Standard Logic Package

  • David R. Coelho

Abstract

The Standard Logic Package contains a collection of useful modelling facilities encapsulated in a VHDL package. This chapter will discuss this package in detail, highlighting the rationale behind each feature of the package and ways in which the package can be used to aid in modelling.

Keywords

Assure Tate F_ecl 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Kluwer Academic Publishers 1989

Authors and Affiliations

  • David R. Coelho
    • 1
  1. 1.Vantage Analysis Systems, Inc.USA

Personalised recommendations