The Standard Logic Package contains a collection of useful modelling facilities encapsulated in a VHDL package. This chapter will discuss this package in detail, highlighting the rationale behind each feature of the package and ways in which the package can be used to aid in modelling.
KeywordsAssure Tate F_ecl
Unable to display preview. Download preview PDF.