Skip to main content

A WSI Image Processor

  • Chapter
Wafer Scale Integration

Abstract

Recent advances in VLSI parallel-processing chip architecture have now provided the enabling technology for the production of real-time, low to medium resolution image processing modules. Indeed, a number of VLSI chips, incorporating from 8 to 72 processing elements on a single Silicon die, are currently in development for the construction of SIMD image processing arrays. However, such image processing modules remain large and expensive, attracting a limited and mainly military market. Nevertheless, it is widely believed that a particularly lucrative market exists, especially in the fields of high speed graphics and industrial robotics, for smaller and lower cost real-time image processing modules.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. M. Lea, “Associative Processing,” in Advanced Digital Information Systems, ed. by I. Aleksander, Englewood Cliffs: Prentice-Hall, pp. 531–575, 1985.

    Google Scholar 

  2. R. M. Lea, “VLSI and WSI Associative String Processors for Cost-Effective Parallel Processing,” The Computer Journal, vol. 29, pp. 486–494, 1986.

    Article  Google Scholar 

  3. R. M. Lea, “VLSI and WSI Associative String Processors for Structured Data Processing,” IEE Proceedings on Computers and Digital Techniques, vol. 133, pt. E, pp. 153–162, 1986.

    Article  Google Scholar 

  4. R. M. Lea, “A WSI Image Processing Module,” in Wafer Scale Integration ed. by G. Saucier and J. Trilhe, New York: Elsevier Science Publishers, pp. 43–58, 1986.

    Google Scholar 

  5. R. M. Lea, “SCAPE: a Single-Chip Array Processing Element for Signal and Image Processing,” IEE Proceedings, vol. 133, Pt. E, pp. 145–151, 1986.

    Google Scholar 

  6. I. P. Jalowiecki and R. M. Lea, “A 256-Element Associative Parallel Processor,” IEEE International Solid-State Circuits Conference Digest, pp. 196–197, 1987.

    Google Scholar 

  7. R. D. McKirdy and R. M. Lea, “A Comparative Appraisal of VLSI, ULSI and WSI Associative String Processors,” Proceedings of the Electronic Design Automation Conference, Wembley, England, pp. 291–301, 1987.

    Google Scholar 

  8. D. Hillis, The Connection Machine, Cambridge: MIT Press, 1986.

    Google Scholar 

Download references

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1989 Kluwer Academic Publishers

About this chapter

Cite this chapter

Lea, R.M. (1989). A WSI Image Processor. In: Swartzlander, E.E. (eds) Wafer Scale Integration. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1621-3_5

Download citation

  • DOI: https://doi.org/10.1007/978-1-4613-1621-3_5

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4612-8896-1

  • Online ISBN: 978-1-4613-1621-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics