Abstract
Major advances in fabrication technology have made possible high-integration, large gate count ASICs. Hardware description languages and logic synthesis have had a significant impact on the design process of these ASICs. With the adoption of HDL-based design, there has emerged a high-level design flow based on synthesis.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Design Compiler Family Reference Manual
Designware User Guid
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1997 Kluwer Academic Publishers
About this chapter
Cite this chapter
Kurup, P., Abbasi, T. (1997). High-Level Design Methodology Overview. In: Logic Synthesis Using Synopsys®. Springer, Boston, MA. https://doi.org/10.1007/978-1-4613-1455-4_1
Download citation
DOI: https://doi.org/10.1007/978-1-4613-1455-4_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4612-8634-9
Online ISBN: 978-1-4613-1455-4
eBook Packages: Springer Book Archive