Advertisement

Logic Verification

  • Xinghao Chen
  • Michael L. Bushnell
Part of the Frontiers in Electronic Testing book series (FRET, volume 4)

Abstract

Logic verification refers to verifying the correctness of a logic design before fabrication or even before any detailed physical design. It is motivated by the fact that changes and modifications in a large circuit are expensive, difficult and time-consuming. Therefore, throughout the design process, verification is done at various design levels and stages to ensure that every step in the design meets its objectives and requirements. Logic verification is usually employed at the end of the logic design phase.

Keywords

Test Generation Truth Table Very Large Scale Integration Combinational Logic Logic Design 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Kluwer Academic Publishers 1996

Authors and Affiliations

  • Xinghao Chen
    • 1
  • Michael L. Bushnell
    • 1
  1. 1.Rutgers UniversityUSA

Personalised recommendations