Abstract
SPARC is a computer architecture derived from the reduced instruction set computer (RISC) lineage. As an architecture, SPARC is not a particular chip or implementation. Rather, SPARC allows for a spectrum of possible price/performance implementations, ranging from microcomputers to supercomputers.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A. Agrawal, E.W. Brown, J. Petolino, D. Russel, and J. Peterson, “Design Considerations for a Bipolar Implementation of SPARC,” 26th Annual IEEE Computer Conference (COMPCON ‘88), March 1–3, San Francisco, CA.
D.T. Fitzpatrick, J.K. Foderaro, M. Katevenis, H.A. Landman, D. Patterson, J.B. Peek, Z. Peshkess, C. Séquin, R. Sherburne, and K. Van Dyke, “VLSI Implementations of a Reduced Instruction Set Computer,” Proceedings of the CMU Conference on VLSI Systems and Computations, October 1981, Pittsburgh, PA.
F.C. Chow and J. Hennessy, “Register Allocation by Priority-Based Coloring,” Proceedings of the SIGPLAN ‘86 Symposium on Compiler Construction, Montreal, Canada, June 1984.
M. Dubois, C. Scheurich, and F. Briggs, “Synchronization, Coherence and Ordering of Events in Multiprocessors,” vol. 21, no. 2, IEEE Computer, Feb. 1988.
R.B. Garner, A. Agrawal, F Briggs, E.W. Brown, D. Hough, W.N. Joy, S. Kleiman, S. Muchnick, M. Namjoo, D. Patterson, J. Pendleton, K.G. Tan, and R. Tuck, “The Scalable Processor Architecture (SPARC),” 26th Annual IEEE Computer Conference (COMPCON ‘88).
M. Katevenis, Reduced Instruction Set Computer Architectures for VLSI, Ph.D. dissertation, Computer Science Div., Univ. of California, Berkeley, 1983. Also published by MIT Press, Cambridge, MA.
S. Kleiman and D. Williams, “SunOS on SPARC,” 26th Annual IEEE Computer Conference (COMPCON ‘88).
M. Mahon, R.B. Lee, T.C. Miller, J.C. Huck, and W.R. Bryg, “Hewlett-Packard Precision Architecture: The Processor,” HP J., vol. 37, no. 8, Aug. 1986.
S. Muchnick, C. Aoki, V. Ghodssi, M. Helft, M. Lee, R. Tuck, D. Weaver, and A. Wu, “Optimizing Compilers for the SPARC Architecture: An Overview,” 26th Annual IEEE Computer Conference (COMPCON ‘88).
M. Namjoo, A. Agrawal, D. Jackson, and L. Quach, “CMOS Gate Array Implementation of the SPARC Architecture,” 26th Annual IEEE Computer Conference (COMPCON ‘88).
M. Namjoo et al., “CMOS Custom Implementation of the SPARC Architecture,” 26th Annual IEEE Computer Conference (COMPCON ‘88).
M. Namjoo and A. Agrawal, “Implementing SPARC,” SunTechnology, vol. 1, no. 1, winter 1988.
D. Patterson, “Reduced Instruction Set Computers,” CACM, vol. 28, no. 1, Jan. 1985.
D. Patterson and C. Séquin, “RISC I: A Reduced Instruction Set VLSI Computer,” Proc. of 8th Annual Intl. Symp. on Comp. Arch., May 1981.
J. Pendleton, S. Kong, W. Brown, F. Dunlap, C. Marino, D. Ungar, D. Patterson, and D. Hodges, “A 32-bit Microprocessor for Smalltalk,” IEEE J. of Solid-State Circuits, vol. SC-21, no. 5, Oct. 1986.
L. Quach and R. Chueh, “CMOS Gate Array Implementation of the SPARC Architecture,” 26th Annual IEEE Computer Conference (COMPCON ‘88).
SPARC Architecture Manual, Sun Microsystems, Inc., Mountain View, CA, Part No. 800–1399–07.
P. Steenkiste, LISP on a Reduced-Instruction-Set Processor: Characterization and Optimization, Ph.D. dissertation, Computer Systems Laboratory, Stanford University, 1987. Technical Report CSL-TR-87–324.
D. Ungar, R. Blau, P. Foley, A. Samples, and D. Patterson, ‘Architecture of SOAR: Smalltalk on a RISC,’ Proc. of 11th Annual Intl. Symp. on Comp. Arch., June 1984.
D. Wall, “Global Register Allocation at Link Time,” Proceedings of the SIG-PLAN ‘86 Symposium on Compiler Construction, Palo Alto, CA, June 1986.
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1990 Sun Microsystems, Inc.
About this chapter
Cite this chapter
Garner, R.B. (1990). SPARC: Scalable Processor Architecture. In: Hall, M., Barry, J. (eds) The Sun Technology Papers. Sun Technical Reference Library. Springer, New York, NY. https://doi.org/10.1007/978-1-4612-3334-3_6
Download citation
DOI: https://doi.org/10.1007/978-1-4612-3334-3_6
Publisher Name: Springer, New York, NY
Print ISBN: 978-0-387-97145-2
Online ISBN: 978-1-4612-3334-3
eBook Packages: Springer Book Archive