Abstract
In this chapter, data from both the CPU frequency tuning experiments (Chap. 6) and the network bandwidth experiments (Chap. 7) are analyzed using a range of fused metrics based on Energy Delay Product (EDP). The analysis in this chapter demonstrates how multiple metrics can be combined and observed as a single fused metric. Additionally, a form of weighted EDP is used to more highly prioritize, or weight, performance over energy savings.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
M. Horowitz, T. Indermaur, R. Gonzalez, Low-power digital design, in Proceedings of the IEEE Symposium on Low Power Electronics, 1994
D. Brooks, P. Bose, S. Schuster, H. Jacobson, P. Kudva, A. Buyuktosunoglu, J. Wellman, V. Zyuban, M. Gupta, P. Cook, Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors. IEEE Micro 20(6), 26–44 (2000)
K.W. Cameron, R. Ge, X. Feng, D. Varner, C. Jones, POSTER: high-performance, power-aware distributed computing framework, in Proceedings of the International Conference on High Performance Computing, Networking, Storage, and Analysis (SC), ACM/IEEE, 2004
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2013 James H. Laros III
About this chapter
Cite this chapter
Laros III, J.H. et al. (2013). Energy Delay Product. In: Energy-Efficient High Performance Computing. SpringerBriefs in Computer Science. Springer, London. https://doi.org/10.1007/978-1-4471-4492-2_8
Download citation
DOI: https://doi.org/10.1007/978-1-4471-4492-2_8
Published:
Publisher Name: Springer, London
Print ISBN: 978-1-4471-4491-5
Online ISBN: 978-1-4471-4492-2
eBook Packages: Computer ScienceComputer Science (R0)