Abstract
An experience on the specification and verification of a railway interlocking system produced in a joint project with Ansaldo and the Italian Railways is reported. In the project we have used the JACK environment both to build the algebraic and graphical specification of such a system and to perform the verification of logic formulae on the model of the system itself. JACK is an environment integrating a set of verification tools, supported by a graphical interface offering facilities to use these tools separately or in combination. The experiment carried on has shown that the methodology can be applied successfully in the verification of safety critical systems.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
C. Abbaneo, G. Biondi, M. Ferrando, G. Mongardi. Testing of a Computer Based Interlocking Software: Methodology and Environment. SAFECOMP 1992, Zurich.
J. R. Burch, E.M. Clarke, K. L. McMillan, D. L. Dill, L. J. Hwang. Symbolic model checking: 1020 states and beyond. Information and Computation 98(2), June 1992, pp. 142–270.
A. Bouali, S. Gnesi, S. Larosa. The integration Project for the JACK Environment. Bulletin of the EATCS, n.54, October 1994, pp.207–223.
CENELEC - pr EN 50128 - Railway Applications: Software fo Railway Control and Protection Systems.
E. M. Clarke, E. A. Emerson, A. P. Sistla. Automatic Verification of Finite-State Concurrent, Systems Using Temporal Logic Specification. ACM Transaction on Programming Languages and Systems, Vol. 8, No. 2, April 1986, pp. 244 – 263.
R. De Nicola, F. W. Vaandrager. Action versus State based Logics for Transition Systems. Proceedings Ecole de Printemps on Semantics of Concurrency. Lecture Notes in Computer Science 469, Springer-Verlag, 1990, pp. 407–419.
R. De Nicola and F.W. Vaandrager. Three Logics for Branching Bisimulation. Internal Report DSI-92-03, Dipartimento di Scienze dell’Informazione, Univ. di Roma “La Sapienza”, 1992. To appear in Journal of ACM.
E. A. Emerson, J. Y. Halpern. “Sometimes” and “Not Never” Revisited: on Branching Time versus Linear Time Temporal Logic. Journal of ACM, 33 (1),1986, pp. 151–178.
G. Ferro. AMC: ACTL Model Checker. Reference Manual. IEI-Internal Report, B4-47 December 1994.
C.A.R. Hoare. Communicating Sequential Processes. Prentice Hall Int., London, 1985.
M. Hennessy and R. Milner. Algebraic Laws for Nondeterminism and Concurrency. Journal of ACM, 32, 1985, pp. 137–161.
R. Milner. Communication and Concurrency. Prentice Hall, 1989.
Programma logica Gioul (vers.5.2) — Specifica funzionale — parte II, cap. 13, Ansaldo Trasporti, 1994.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer-Verlag London
About this paper
Cite this paper
Anselmi, A. et al. (1995). An Experience in Formal Verification of Safety Properties of a Railway Signalling Control System. In: Rabe, G. (eds) Safe Comp 95. Springer, London. https://doi.org/10.1007/978-1-4471-3054-3_33
Download citation
DOI: https://doi.org/10.1007/978-1-4471-3054-3_33
Publisher Name: Springer, London
Print ISBN: 978-3-540-19962-5
Online ISBN: 978-1-4471-3054-3
eBook Packages: Springer Book Archive