Skip to main content

Part of the book series: Undergraduate Topics in Computer Science ((UTICS))

  • 1405 Accesses

Abstract

The previous sections used a set of parameters (overheads, number of processors, etc) to analyze and predict the performance of parallel programs. This section addresses the problem of measuring those and other important parameters, for a given shared memory machine. These parameters are not likely to be found in the manuals, since the combination of the operating system with the hardware is not usually documented (it depends for instance, on the underlying compiler). In this section we use a specific multicore parallel machine called MC, however the proposed methods should work for other machines as well.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 49.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  • Archibald, J., Baer, J.L.: Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Trans. Comput. Syst. 4(4), 273–298 (1986)

    Article  Google Scholar 

  • Burkhart, H., Millen, R.: Performance-measurement tools in a multiprocessor environment. IEEE Trans. Comput. 38(5), 725–737 (2002)

    Article  Google Scholar 

  • David, F.M., Carlyle, J.C., Campbell, R.H.: Context switch overheads for Linux on ARM platforms. In: Proceedings of the 2007 Workshop on Experimental Computer Science, p. 3. ACM, New York (2007)

    Chapter  Google Scholar 

  • DeRose, L., Mohr, B., Seelam, S.: Profiling and tracing OpenMP applications with POMP based monitoring libraries. In: Euro-Par 2004 Parallel Processing, pp. 39–46. Springer, Berlin (2004)

    Chapter  Google Scholar 

  • Eggers, S.J., Katz, R.H.: The effect of sharing on the cache and bus performance of parallel programs. In: Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 257–270. ACM, New York (1989). ISBN 0897913000

    Chapter  Google Scholar 

  • Hristea, C., Lenoski, D., Keen, J.: Measuring memory hierarchy performance of cache-coherent multiprocessors using micro benchmarks. In: ACM/IEEE 1997 Conference Supercomputing, p. 45 (1997)

    Google Scholar 

  • Jost, G., Jin, H., an Mey, D., Hatay, F.F.: Comparing the openmp, mpi, and hybrid programming paradigms on an smp cluster. In: Proceedings of EWOMP, vol. 3 (2003)

    Google Scholar 

  • Krawezik, G.: Performance comparison of MPI and three OpenMP programming styles on shared memory multiprocessors. In: Proceedings of the Fifteenth Annual ACM Symposium on Parallel Algorithms and Architectures, pp. 118–127. ACM, New York (2003). ISBN 1581136617

    Chapter  Google Scholar 

  • Llanos, D.R.: TPCC-UVa: an open-source TPC-C implementation for global performance measurement of computer systems. SIGMOD Rec. 35(4), 6–15 (2006)

    Article  Google Scholar 

  • Mogul, J.C., Borg, A.: The effect of context switches on cache performance. Comput. Archit. News 19(2), 75–84 (1991)

    Article  Google Scholar 

  • Mohr, B., Malony, A.D., Shende, S., Wolf, F.: Design and prototype of a performance tool interface for OpenMP. J. Supercomput. 23(1), 105–128 (2001)

    Article  Google Scholar 

  • Peng, L., Peir, J.K., Prakash, T.K., Staelin, C., Chen, Y.K., Koppelman, D.: Memory hierarchy performance measurement of commercial dual-core desktop processors. J. Syst. Archit. 54(8), 816–828 (2008)

    Article  Google Scholar 

  • Wilson Jr., A.W.: Hierarchical cache/bus architecture for shared memory multiprocessors. In: Proceedings of the 14th Annual International Symposium on Computer Architecture, pp. 244–252. ACM, New York (1987). ISBN 0818607769

    Chapter  Google Scholar 

  • Winiecki, W., Bilski, P.: Multi-core programming approach in the real-time virtual instrumentation. In: Instrumentation and Measurement Technology Conference Proceedings, IMTC 2008, pp. 1031–1036. IEEE, New York (2008)

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Yosi Ben-Asher .

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag London

About this chapter

Cite this chapter

Ben-Asher, Y. (2012). Performance and Overhead Measurements. In: Multicore Programming Using the ParC Language. Undergraduate Topics in Computer Science. Springer, London. https://doi.org/10.1007/978-1-4471-2164-0_8

Download citation

  • DOI: https://doi.org/10.1007/978-1-4471-2164-0_8

  • Publisher Name: Springer, London

  • Print ISBN: 978-1-4471-2163-3

  • Online ISBN: 978-1-4471-2164-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics