Limitations of the VCO-Based Quantizer
In the following sections, both quantizers are compared in the presence of circuit nonidealities such as VCO nonlinearity, phase noise, and sampling clock jitter. These nonidealities are added to the VerilogA model, and theoretical equations are derived to verify the effects on each quantizer. Although the FDC has been widely adopted due to its inherent first-order noise shaping characteristic, the noise shaping is shown to degrade in the presence of phase noise and clock jitter. Other circuit nonidealities exist but are ignored in this analysis since these quantizers are highly digital circuits.
KeywordsPhase Noise Tuning Curve Total Harmonic Distortion Integration Error Noise Transfer Function
- 1.Takahashi M, Ogawa K, Kundert KS (1999) VCO jitter simulation and its comparison with measurement. In: Proceedings of the ASP-DAC 1999 Asia and South Pacific Design Automation Conference, 1999, Wanchai, 18–21 Jan 1999, pp 85–88Google Scholar
- 2.Poore R (2001) Phase noise and jitter. In: Agilent EEsof EDA. Overview of phase noise and jitter. Agilent Technologies, Inc.Google Scholar
- 3.Henrik F, Martin (2004) JITTER MANAGING 26/5-04. Electronic Devices, Department of Electrical Engineering, Linköping University, SwedenGoogle Scholar
- 5.Farjad-Rad R et al (2002) A 0.2-2 GHz 12 mW multiplying DLL for low-jitter clock synthesis in highly-integrated data communication chips. In: 2002 IEEE International Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, San Francisco, CA, 3–7 Feb 2002, vol 1, pp 76–77Google Scholar