Advertisement

VCO-Based Quantizer

  • Samantha Yoder
  • Mohammed Ismail
  • Waleed Khalil
Chapter
Part of the SpringerBriefs in Electrical and Computer Engineering book series (BRIEFSELECTRIC)

Abstract

In this chapter a detailed analysis on the operation and architecture of the voltage-controlled oscillator (VCO)-based ADC is presented. The VCO-based quantizer is analyzed for two different architectures, one using a frequency-to-digital converter (FDC) the other a time-to-digital converter (TDC). Theoretical equations are derived to determine the resolution of these quantizers and verified through a VerilogA model.

Keywords

Quantization Noise Noise Transfer Function Signal Transfer Function Delay Chain VerilogA Code 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Cao T, Wisland DT, Lande TS, Moradi F (2008) Low-voltage, low-power, and wide-tuning-range ring-VCO for frequency delta-sigma modulator. In: NORCHIP, 2008, Tallinn, 16–17 Nov 2008, pp 79–84Google Scholar
  2. 2.
    Wisland DT, Høvin ME, Lande TS, Saether T (1997) A narrow-band delta-sigma frequency-to-digital converter. In: 1997 IEEE International Symposium on Circuits and Systems, Hong Kong, 9–12 June 1997, pp 77–80Google Scholar
  3. 3.
    Straayer MZ, Perrott MH (2008) A 12-Bit 10-MHz bandwidth, continuous-time ΔΣ ADC with a 5-bit 950-MSs VCO-based quantizer. IEEE J Solid-State Circ 43(4):805–814CrossRefGoogle Scholar
  4. 4.
    Kim J et al (2010) Analysis and design of voltage-controlled oscillator based analog-to-digital converter. IEEE Trans Circ Syst I: Reg Pap 57(1):18–30CrossRefGoogle Scholar
  5. 5.
    Johns D, Martin K (1997) Analog integrated circuit design. Wiley, CanadaGoogle Scholar
  6. 6.
    Wisland DT, Høvin ME, Lande TS (2002) A novel multi-bit parallel ΔΣ FM-to-digital converter with 24-bit resolution. Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th European, 24–26 Sept. 2002, pp 687–690.Google Scholar
  7. 7.
    Tangudu J et al (2009) Quantization noise improvement of Time to Digital converter (TDC) for ADPLL. In: IEEE International Symposium on Circuits and Systems, 2009 (ISCAS 2009), Taipei, 24–27 May 2009, pp 1020–1023.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  • Samantha Yoder
    • 1
  • Mohammed Ismail
    • 2
  • Waleed Khalil
    • 1
  1. 1.The ElectroScience LaboratoryThe Ohio State UniversityColumbusUSA
  2. 2.Department of Electrical and Computer EngineeringThe Ohio State UniversityColumbusUSA

Personalised recommendations