Advertisement

Introduction

  • Keren BergmanEmail author
  • Luca P. Carloni
  • Aleksandr Biberman
  • Johnnie Chan
  • Gilbert Hendry
Chapter
Part of the Integrated Circuits and Systems book series (ICIR, volume 68)

Abstract

Over the past four decades the progress of computing systems was largely dominated by the underlying acceleration in microprocessor performance and extraordinary advances in semiconductor technology. Improved fabrication methods and increasing die sizes were manifested in Moore’s law, predicting in 1965 that the number of transistors integrated on a single die will be roughly doubled every two years [1]. Along with additional advances in circuit design techniques and processor microarchitectures, these improvements led to rapidly increasing clock speeds and to the extremely-high performance presented by CMOS-based microprocessors.

Keywords

Power Dissipation Memory Bandwidth Memory Controller Multicore Architecture Chip Multiprocessor 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    G. E. Moore, “Cramming more components onto integrated circuits”, Electronics, vol. 38, no. 8, pp. 114–117, Apr. 1965.Google Scholar
  2. 2.
    S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook, “TILE64 processor: A 64-core SoC with mesh interconnect”, in Solid-State Circuits Conference (ISSCC), 2008. IEEE International, Feb. 2008, pp. 88–598.Google Scholar
  3. 3.
    S. Clark, K. Haselhorst, K. Imming, J. Irish, D. Krolak,, and T. Ozguner, “Cell broadband engine interconnect and memory interface”, in Hot Chips 17, Aug. 2005.Google Scholar
  4. 4.
    J. Meindl, “Interconnect opportunities for gigascale integration”, Micro, IEEE, vol. 23, no. 3, pp. 28–35, May-Jun. 2003.Google Scholar
  5. 5.
    R. Ho, K. Mai, and M. Horowitz, “The future of wires”, Proceedings of the IEEE, vol. 89, no. 4, pp. 490–504, Apr. 2001.Google Scholar
  6. 6.
    N. Magen, A. Kolodny, U. Weiser, and N. Shamir, “Interconnect-power dissipation in a microprocessor”, in Proceedings of the 2004 international workshop on System level interconnect prediction (SLIP), Feb. 2004, pp. 7–13.Google Scholar
  7. 7.
    D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, “A case for intelligent RAM”, Micro, IEEE, vol. 17, no. 2, pp. 34–44, Mar.-Apr. 1997.Google Scholar
  8. 8.
    S. L. Graham, M. Snir, and C. A. Patterson, Getting Up to Speed, The Future of Supercomputing. The National Academies Press, 2006.Google Scholar
  9. 9.
    J. Rosenberg, W. M. Green, A. Rylyakov, C. Schow, S. Assefa, B. G. Lee, C. Jahnes, Y. Vlasov, “Ultra-low-voltage micro-ring modulator integrated with a CMOS feed-forward equalization driver”, in Optical Fiber Communication Conference. Optical Society of America, Mar. 2011, p. OWQ4.Google Scholar
  10. 10.
    D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown III, and A. Agarwal, “On-chip interconnection architecture of the Tile processor”, IEEE Micro, vol. 27, no. 5, pp. 15–31, Sep. 2007.Google Scholar
  11. 11.
    International technology roadmap for semiconductors: 2010 report. [Online]. Available: http://www.itrs.net

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Keren Bergman
    • 1
    Email author
  • Luca P. Carloni
    • 1
  • Aleksandr Biberman
    • 1
  • Johnnie Chan
    • 1
  • Gilbert Hendry
    • 1
  1. 1.Department of Electrical EngineeringColumbia UniversityNew YorkUSA

Personalised recommendations