An ART1/ARTMAP/Fuzzy-ART/Fuzzy-ARTMAP Chip

  • Teresa Serrano-Gotarredona
  • Bernabé Linares-Barranco
  • Andreas G. Andreou
Part of the The Springer International Series in Engineering and Computer Science book series (SECS, volume 456)

Abstract

In this Chapter we present a new design approach for a Second Generation ART chip. This chip would be able to emulate the ART1, Fuzzy-ART, ARTMAP, and Fuzzy-ARTMAP architectures, and using both choice functions possibilities: subtraction and division for computing the Tj terms. The synaptic cells for this chip operate in weak inversion, so that chip size can be scaled up easily without worrying too much about power dissipation limitations. Also, the synaptic cells present a very high area density: we estimate that for a 1cm2 chip in a 0.5μm CMOS process with 3 metal layers, an ART1 (or simplified ARTMAP) system with N = 385 input nodes and M = 430 category nodes can be implemented; or if used as Fuzzy-ART (or simplified Fuzzy-ARTMAP) it could be of N = 77 input nodes and M = 430 category nodes.

Keywords

Expense Bran 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer Science+Business Media New York 1998

Authors and Affiliations

  • Teresa Serrano-Gotarredona
    • 1
  • Bernabé Linares-Barranco
    • 1
  • Andreas G. Andreou
    • 2
  1. 1.National Microelectronics CenterSevillaSpain
  2. 2.The Johns Hopkins UniversityUSA

Personalised recommendations