Abstract
Two types of neural hardware engineers can be distinguished. The first designs “general purpose” hardware accelerators or systems that speed up neural algorithms running on conventional computers [Mauduit, 1992], [Jones, 1991], [Ramacher, 1991]. This kind of hardware allows considerable flexibility in the topology and operations of the neural systems. In this way algorithm researchers have a powerful tool to further develop neural algorithms and industry engineers have some attractive chips that significantly speed up their neural commercial products. The second type of hardware engineers are those who design a real-time system for a specific application. They must select the best-suited algorithm and map it into hardware. This achieves a close-to-optimum efficient hardware for a limited range of applications. The work described in this book falls into this second category of hardware engineering. The specific application is real-time clustering of input patterns.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1998 Springer Science+Business Media New York
About this chapter
Cite this chapter
Serrano-Gotarredona, T., Linares-Barranco, B., Andreou, A.G. (1998). ART1 and ARTMAP VLSI Circuit Implementation. In: Adaptive Resonance Theory Microchips. The Springer International Series in Engineering and Computer Science, vol 456. Springer, Boston, MA. https://doi.org/10.1007/978-1-4419-8710-5_3
Download citation
DOI: https://doi.org/10.1007/978-1-4419-8710-5_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-4672-2
Online ISBN: 978-1-4419-8710-5
eBook Packages: Springer Book Archive