Low-Power High-Performance Adders
The scaling of the CMOS channel length to below 0.5 um and increasing of the chip density to the ULSI range have placed power dissipation on an equal footing with the performance as a figure of merit in digital circuit design. Portability and reliability  have also played a major role in the emergence of low-power, low-voltage, digital circuit designs. The need to extend the battery life, to have inexpensive packaging and cooling systems, and to reduce the weight and size of the equipment were the driving forces in this regard.
KeywordsSupply Voltage Power Dissipation Critical Path PMOS Transistor Critical Delay Path
Unable to display preview. Download preview PDF.
- J. Sklansky, ”Conditional-Sum Addition Logic”, IRE Trans, on Electro nic Computers, June 1960, pp.226–231.Google Scholar
- I.S. Abu-Khater, R.H. Yan, A. Bellaouar and M.I. Elmasry, ”A 1-V Low-Power High-Performance 32-Bit Conditional Sum Adder”, 1994 IEEE Symposium onLow Power Electronics, Oct 10-12, 1994, San Diego, pp. 66–67.Google Scholar
- T.K. Callaway and E.E. Swartzkander, ”Estimating the Power Consumption of CMOS Adders”, 11th IEEE Symposium on Computer Arithmetics, 1993, pp. 210–216.Google Scholar
- HSPICE Version H92, Meta-Software, Inc, 1992.Google Scholar