Security and Testing



Test interfaces are present in nearly all digital hardware. In many cases, the security of the system depends on the security of the test interfaces. Systems have been hacked in the field using test interfaces as an avenue for attack. Researchers in industry and academia have developed defenses over the past 20 years. A diligent designer can significantly reduce the chance of system exploitation by understanding known threats and applying known defenses.


  1. 1.
    Sipser M (2006) Introduction to the Theory of Computation, 2nd edn. MIT, CambridgeMATHGoogle Scholar
  2. 2.
    Rukhin A (2010) A statistical test suite for random and pseudorandom number generators for cryptographic applications. NIST, 2010Google Scholar
  3. 3.
    Bo Y, Kaijie W, Karri R (2006) Secure scan: a design-for-test architecture for crypto chips. IEEE Trans Comput Aided Des Integrated Circ Syst, 25(10): 2287–2293, doi:10.1109/TCAD.2005.862745CrossRefGoogle Scholar
  4. 4.
    Hely D, Flottes M-L, Bancel F, Rouzeyre B, Berard N, Renovell M (2004) Scan design and secure chip [secure IC testing]. In: On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings of the 10th IEEE International, pp 219–224, 12–14 July 2004, doi:10.1109/OLT.2004.1319691Google Scholar
  5. 5.
    Lee J, Tehranipoor M, Plusquellic J (2006) A low-cost solution for protecting IPs against scan-based side-channel attacks. In: Proceedings of the 2006 IEEE VLSI Test Symposium. doi:10.1109/VTS.2006.7Google Scholar
  6. 6.
    Rajsuman R (2001) Design and test of large embedded memories: an overview. IEEE Des Test Comput 18(3): 16–27, doi: 10.1109/54.922800CrossRefGoogle Scholar
  7. 7.
    Yang B (2009) Design and test for high speed cryptographic architectures. Doctoral Dissertation, Electrical and Computer Engineering Department, Polytechnic Institute of NYUGoogle Scholar
  8. 8.
    Dish Newbies JTAG Guide. Accessed 19 July 2011
  9. 9.
    Free60 SMC Hack. Accessed 19 July 2011
  10. 10.
    Rosenfeld K, Karri R (2010) Attacks and Defenses for JTAG. IEEE Des Test Comput 27(1): 36–47, doi:10.1109/MDT.2009.161CrossRefGoogle Scholar
  11. 11.
    Laurent Sourgen (1993) Security locks for integrated circuit. US Patent 5264742Google Scholar
  12. 12.
    Buskey RF, Frosik BB (2006) Protected JTAG. In: Parallel Processing Workshops, International Conference on Parallel Processing Workshops, pp 405–414Google Scholar
  13. 13.
    Clark CJ, Ricchetti M (2004) A code-less BIST processor for embedded test and in-system configuration of boards and systems. In: Proceedings of the 2004 IEEE International Test Conference, pp 857–866, doi: 10.1109/TEST.2004.1387349Google Scholar
  14. 14.
  15. 15.
    Iyengar V, Chakrabarty K, Marinissen EJ (2003) Efficient test access mechanism optimization for system-on-chip. IEEE Trans Comput Aided Des Integrated Circ Syst 22(5): 635–643, doi: 10.1109/TCAD.2003.810737CrossRefGoogle Scholar
  16. 16.
    Rosenfeld K, Karri R (2011) Security-aware SoC test access mechanisms. In: Proceedings of the 2011 IEEE VLSI Test SymposiumGoogle Scholar
  17. 17.
    Koscher K, Czeskis A, Roesner F, Patel S, Kohno T, Checkoway S, McCoy D, Kantor B, Anderson D, Shacham H, Savage S (2010) Experimental security analysis of a modern automobile. In: Proceedings of the 2010 IEEE Symposium on Security and Privacy, pp 447–462, doi:10.1109/SP.2010.34Google Scholar
  18. 18.
    Halperin D, Clark SS, Kevin F (2008) Pacemakers and implantable cardiac defibrillators: software radio attacks and zero-power defenses. In: Proceedings of the 2008 IEEE Symposium on Security and PrivacyGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2012

Authors and Affiliations

  1. 1.Google Inc.New YorkUSA
  2. 2.Polytechnic Institute of New York UniversityBrooklynUSA

Personalised recommendations