Skip to main content

Digital Logic Using Non-DC Signals

  • Chapter
  • First Online:
  • 992 Accesses

Abstract

In this chapter, a new type of combinational logic circuit realization is presented. These logic circuits are based on non-DC representation of logic values . In this scheme, logic values can be represented by signals that are uncorrelated, for example, distinct values represented by independent stochastic processes (noise from independent sources). This provides a natural way of implementing multivalued logic . Signals driven over long distances could take advantage of this fact and can share interconnect lines. Alternately, sinusoidal signals can be used to represent logic values. Sinusoid signals of different frequencies are uncorrelated. This property of sinusoids can be used to identify a signal without ambiguity. This chapter presents a logic family that uses sinusoidal signals to represent logic 0 and logic 1 values. We present sinusoidal gates which exploit the anti-correlation of sinusoidal signals, as opposed to uncorrelated noise signals. This is achieved by employing a pair of sinusoid signals of the same frequency, but with a phase difference of 180°. Recent research in circuit design has made it possible to harvest sinusoidal signals of the same frequency and 180° phase difference from a single resonant clock ring , in a distributed manner. Another advantage of such a logic family is its immunity from external additive noise. The experiments in this chapter indicate that this paradigm, when used to implement binary valued logic, yields an improvement in switching (dynamic) power.

Based on Bollapalli, K.C.; Khatri, S.P.; Kish, L.B.; “Implementing digital logic with sinusoidal supplies,” Design, Automation & Test in Europe Conference & Exhibition (DATE), 2010, pp. 315–318, 8–12 March 2010 © [2010] IEEE.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   109.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   149.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   179.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Zhao, W., Cao, Y.: Predictive technology model for nano-CMOS design exploration. J. Emerging Technol. Comput. System 3(1), 1 (2007)

    Article  MATH  Google Scholar 

  2. The International Technology Roadmap for Semiconductors. http://public.itrs.net/(2009)

  3. Cordero, V.H., Khatri, S.P.: Clock distribution scheme using coplanar transmission lines. In: Design Automation, and Test in Europe (DATE) Conference, pp. 985–990. (2008)

    Google Scholar 

  4. Karkala, V., Bollapalli, K.C., Garg, R., Khatri, S.P.: A PLL design based on a standing wave resonant oscillator. In: International Conference on Computer Design (2009)

    Google Scholar 

  5. Kish, L.B.: Thermal noise driven computing. Applied Physics Letters 89(144104) (2006)

    Article  Google Scholar 

  6. Kish, L.B.: Noise-based logic: Binary, multi-valued, or fuzzy, with optional superposition of logic states, Physics Letters A 373, 911–918 (2009)

    Article  Google Scholar 

  7. Kish, L.B., Khatri, S., Sethuraman, S.: Noise-based logic hyperspace with the superposition of 2N states in a single wire. Physics Letters A 373, 1928–1934 (2009). DOI: 10.1016/j.physleta. 2009.03.059

    Article  Google Scholar 

  8. Meta-Software, I.: HSPICE user’s Manual. Meta-Software, Campbell, CA

    Google Scholar 

  9. O’Mahony, F., Yue, P., Horowitz, M., Wong, S.: Design of a 10 GHz clock distribution network using coupled standing-wave oscillators. In: DAC ’03: Proceedings of the 40th Conference on Design automation, pp. 682–687. ACM (2003)

    Google Scholar 

  10. Peper, F.: Noise-Driven Computation and Communication. The Society of Instrument and Control Engineers (SICE), pp. 23–26. Japan, Catalog (2007)

    Google Scholar 

  11. Ueda, M., Ueda, M., Takagi, H., Sato, M., Yanagida, T., Yamashita, I., Setsune, K.: Biologically-inspired stochastic vector matching for noise-robust information processing. Physica 387, 4475–4481 (2008)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Kalyana C. Bollapalli .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Bollapalli, K.C., Khatri, S.P., Kish, L.B. (2011). Digital Logic Using Non-DC Signals. In: Gulati, K. (eds) Advanced Techniques in Logic Synthesis, Optimizations and Applications. Springer, New York, NY. https://doi.org/10.1007/978-1-4419-7518-8_20

Download citation

  • DOI: https://doi.org/10.1007/978-1-4419-7518-8_20

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4419-7517-1

  • Online ISBN: 978-1-4419-7518-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics