Synthesizing Combinational Logic to Generate Probabilities: Theories and Algorithms
As CMOS devices are scaled down into the nanometer regime, concerns about reliability are mounting. Instead of viewing nano-scale characteristics as an impediment, technologies such as PCMOS exploit them as a source of randomness. The technology generates random numbers that are used in probabilistic algorithms. With the PCMOS approach, different voltage levels are used to generate different probability values. If many different probability values are required, this approach becomes prohibitively expensive. In this chapter, we demonstrate a novel technique for synthesizing logic that generates new probabilities from a given set of probabilities. We focus on synthesizing combinational logic to generate arbitrary decimal probabilities from a given set of input probabilities. We demonstrate how to generate arbitrary decimal probabilities from small sets – a single probability or a pair of probabilities – through combinational logic.
KeywordsInduction Hypothesis Boolean Function Logic Gate Combinational Logic Decimal Point
Unable to display preview. Download preview PDF.
- 1.Borkar, S., Karnik, T., De, V.: Design and reliability challenges in nanometer technologies. In: Design Automation Conference, p. 75. San Diego, CA, USA (2004)Google Scholar
- 3.Cheemalavagu, S., Korkmaz, P., Palem, K., Akgul, B., Chakrapani, L.: A probabilistic CMOS switch and its realization by exploiting noise. In: IFIP International Conference on VLSI, pp. 535–541. Perth, Western Australia (2005)Google Scholar
- 5.Gill, A.: On a weight distribution problem, with application to the design of stochastic generators. Journal of the ACM 10(1), 110–121 (1963)Google Scholar
- 6.Karnik, T., Borkar, S., De, V.: Sub-90 technologies: Challenges and opportunities for CAD. In: International Conference on Computer-Aided Design, pp. 203–206. San Jose, CA, USA (2002)Google Scholar
- 7.Mishchenko, A., et al.: ABC: A system for sequential synthesis and verification (2007). http://www.eecs.berkeley.edu/∼alanmi/abc/ (2010)
- 8.Nepal, K., Bahar, R., Mundy, J., Patterson, W., Zaslavsky, A.: Designing logic circuits for probabilistic computation in the presence of noise. In: Design Automation Conference, pp. 485–490. Anaheim, CA, USA (2005)Google Scholar
- 9.von Neumann, J.: Probabilistic logics and the synthesis of reliable organisms from unreliable components. In: C.E. Shannon, J. McCarthy (eds.) Automata Studies, pp. 43–98. Princeton University Press, Princeton, NJ (1956)Google Scholar
- 10.Qian, W., Riedel, M.D.: The synthesis of robust polynomial arithmetic with stochastic logic. In: Design Automation Conference, pp. 648–653. Anaheim, CA, USA (2008)Google Scholar
- 11.Wilhelm, D., Bruck, J.: Stochastic switching circuit synthesis. In: International Symposium on Information Theory, pp. 1388–1392. Toronto, ON, Canada (2008)Google Scholar