Analog Layout Synthesis pp 3-60 | Cite as

# Device-Level Topological Placement with Symmetry Constraints

## Abstract

The traditional way of approaching placement problems in computer-aided design (CAD) tools for analog layout is to explore an extremely large search space of feasible or unfeasible placement configurations (called flat representations of the layout), where the cells are moved in the chip plane by a stochastic optimizer – like simulated annealing or a genetic algorithm. This chapter discusses the possible use in analog placement problems with symmetry constraints of topological representations of the layout, encoding systems that are not restricted to slicing floorplan topologies. First, the chapter gives an overview of several data structures that may be used in the evaluation of various topological representations of the layout – therefore, in building the placement from the layout encoding. Afterwards, the chapter presents a subset of sequence-pairs – called “symmetric-feasible” – that allows to take into account the presence of an arbitrary number of symmetry groups of devices during the exploration of the solution space. Alternatively, the possible use of tree representations instead of “symmetric-feasible” sequence-pairs is also discussed. The computation times exhibited by the topological approaches are significantly better than those of the placement algorithms using the traditional exploration strategy based on flat representations, while preserving a similar quality of the placement solutions.

## Keywords

Symmetry Group Binary Tree Directed Acyclic Graph Priority Queue Symmetry Constraint## Preview

Unable to display preview. Download preview PDF.

## References

- 1.R.A. Rutenbar and J. Cohn, Layout tools for analog ICs and mixed-signal SoCs: A survey,
*Proc. Int. Symp. on Physical Design*, pp. 76–83, San Diego CA, April 2000Google Scholar - 2.G.G.E. Gielen and R.A. Rutenbar, Computer-aided design of analog and mixed-signal integrated circuits,
*Proceedings of the IEEE*, 88(12):1825–1852, 2000CrossRefGoogle Scholar - 3.D. Leenaerts, G.G.E. Gielen, and R.A. Rutenbar, CAD solutions and outstanding challenges for mixed-signal and RF IC design, in
*Proc. IEEE/ACM Int. Conf. on Comp. Aided Design*, pp. 270–277, San Jose CA, Nov. 2001Google Scholar - 4.J. Kuhn, Analog module generators for silicon compilation, in
*VLSI System Design*, 1987Google Scholar - 5.G. Benkeer, J. Conway, G. Schrooten, and A. Slenter, Analog CAD for consumer ICs, in
*Analog Circuit Design*, J. Huijsing, R. van der Plassche, and W. Sansen (eds.), Norwell, MA: Kluwer, 1993, pp. 347–367Google Scholar - 6.B.S. Baker, E.G. Coffman, and R.L. Rivest, Orthogonal packings in two dimensions,
*SIAM J. Comput.*, 9(4):846–855, 1990CrossRefMathSciNetGoogle Scholar - 7.J. Cohn, D. Garrod, R. Rutenbar, and L. Carley,
*Analog Device-Level Automation*, Norwell, MA: Kluwer, 1994MATHGoogle Scholar - 8.M. Kayal, S. Piguet, M. Declerq, and B. Hochet, SALIM: a layout generation tool for analog ICs, in
*Proc. IEEE Custom Integrated Circuits Conf.*, pp. 7.5.1–4, 1988Google Scholar - 9.S.W. Mehranfar, STAT: a schematic to artwork translator for custom analog cells, in
*Proc. 1990 IEEE Custom Integrated Circuits Conf.*, pp. 30.2.1–3, 1990Google Scholar - 10.S.W. Mehranfar, A technology-independent approach to custom analog cell generation,
*IEEE J. Solid-State Circuits*, SC-26(3):386–393, 1991Google Scholar - 11.E. Malavasi, J.L. Ganley, and E. Charbon, Quick placement with geometric constraints, in
*Proc. IEEE Custom Integrated Circuits Conf.*, pp. 561–564, 1997Google Scholar - 12.J. Cohn, D. Garrod, R. Rutenbar, and L. Carley, KOAN/ANAGRAM II: new tools for device-level analog layout,
*IEEE J. of Solid-State Circuits*, SC-26(3):330–342, 1991Google Scholar - 13.E. Malavasi, E. Charbon, E. Felt, and A. Sangiovanni-Vincentelli, Automation of IC layout with analog constraints,
*IEEE Trans. CAD of IC’s and Syst.*, 15(8):923–942, 1996Google Scholar - 14.K. Lampaert, G. Gielen, and W. Sansen, A performance-driven placement tool for analog integrated circuits,
*IEEE J. Solid-State Circ.*, 30(7):773–780, 1995CrossRefGoogle Scholar - 15.S. Kirkpatrick, C.D. Gelatt, and M.P. Vecchi, Optimization by simulated annealing,
*Science*, 220(4598):671–680, 1983CrossRefMathSciNetGoogle Scholar - 16.J. Cohoon and W. Paris, Genetic placement,
*IEEE Trans. on Comp.-Aided Design of IC’s and Systems*, 6(6):956–964, 1987CrossRefGoogle Scholar - 17.W.-J. Sun and C. Sechen, Efficient and effective placement for very large circuits,
*IEEE Trans. on Comp.-Aided Design of IC’s and Systems*, 14(3):349–359, 1995CrossRefGoogle Scholar - 18.J. Rijmenants, J.B. Litsios, T.R. Schwarz, and M. Degrauwe, ILAC: an automated layout tool for analog CMOS circuits,
*IEEE J. of Solid-State Circuits*, SC-24(2):417–425, 1989Google Scholar - 19.L. Zhang, R. Raut, Y. Jiang, and U. Kleine, Two-stage placement for VLSI analog layout designs,
*IEE Proc. Circuits, Devices and Syst.*, 153(3):274–280, 2006Google Scholar - 20.L. Zhang, R. Raut, Y. Jiang, and U. Kleine, Placement algorithm in analog layout designs,
*IEEE Trans. CAD of IC’s and Syst.*, 25(10):1889–1903, 2006Google Scholar - 21.S. Kouda, C. Kodama, and K. Fujiyoshi, Improved method of cell placement with symmetry constraints for analog IC layout design, in
*Proc. Int. Symp. on Physical Design*, pp. 192–199, San Jose CA, April 2006Google Scholar - 22.N. Lourengo, M. Vianello, J. Guilherme, and N. Horta, LAYGEN – Automatic layout generation of analog ICs from hierarchical template descriptions, in
*Research in Microelectronics and Electronics*, 2006Google Scholar - 23.N. Jangkrajarng, L. Zhang, S. Bhattacharya, N. Kohagen, and R. Shi, Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts, in
*Proc. IEEE Int. Conf. on Comp.-Aided Design*, pp. 342–348, San Jose CA, Nov. 2006Google Scholar - 24.A. Grebne,
*Bipolar and MOS Integrated Circuit Design*, NY: Wiley, 1984Google Scholar - 25.D.W. Jepsen and C.D. Gellat Jr., Macro placement by Monte Carlo annealing, in
*Proc. IEEE Int. Conf. on Comp. Design*, pp. 495–498, Nov. 1983Google Scholar - 26.R. Otten, Complexity and diversity in IC layout design, in
*Proc. IEEE Int. Symp. Circuits and Computers*, 1980Google Scholar - 27.D.F. Wong and C.L. Liu, A new algorithm for floorplan design, in
*Proc. 23rd ACM/IEEE Design Automation Conf.*, pp. 101–107, 1986Google Scholar - 28.E. Malavasi, E. Charbon, G. Jusuf, R. Totaro, and A. Sangiovanni-Vincentelli, Virtual symmetry axes for the layout of analog IC’s, in
*Proc. 2nd ICVC*, pp. 195–198, Seoul, Korea, Oct. 1991Google Scholar - 29.H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, VLSI module placement based on rectangle-packing by the sequence-pair,
*IEEE Trans. CAD of IC’s and Syst.*, 15(12): 1518–1524, 1996Google Scholar - 30.X. Tang, R. Tian, and D.F. Wong, Fast evaluation of sequence pair in block placement by longest common subsequence computation, in
*Proc. Design Aut. & Test in Europe*, pp. 106–111, Paris, March 2000Google Scholar - 31.X. Tang and D.F. Wong, FAST-SP: A fast algorithm for block placement based on sequence pair, in
*Proc. Asia-S. Pacific Design Aut. Conf.*, pp. 521–526, Yokohama, Japan, 2001Google Scholar - 32.D.B. Johnson, A priority queue in which initialization and queue operations take
*O*(loglog*D*) time,*Mathematical Systems Theory*, 15:295–309, 1982MATHCrossRefGoogle Scholar - 33.S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, Module packing based on the BSG-structure and IC layout applications,
*IEEE Trans. on Comp.Aided Design of IC’s and Systems*, 17(6):519–530, 1998CrossRefGoogle Scholar - 34.P.-N. Guo, C.-K. Cheng, and T. Yoshimura, An O-tree representation of non-slicing floorplan and its applications, in
*Proc. 36th Design Aut. Conf.*, pp. 268–273, New Orleans LA, June 1999Google Scholar - 35.Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S.-W. Wu, B*-Trees: a new representation for non-slicing floorplans, in
*Proc. 37th Design Aut. Conf.*, pp. 458–463, Los Angeles CA, June 2000Google Scholar - 36.F. Balasa, Modeling non-slicing floorplans with binary trees, in
*Proc. IEEE Int. Conf. on Comp.-Aided Design*, pp. 13–16, San Jose CA, Nov. 2000Google Scholar - 37.D.E. Knuth,
*The Art of Computer Programming*, vol. 1 (3rd ed.), MA: Addison-Wesley, 1997Google Scholar - 38.X. Hong, G. Huang, Y. Cai, J. Gu, S. Dong, C.-K. Cheng, and J. Gu, Corner block list: an effective and efficient topological representation of non-slicing floorplan, in
*Proc. IEEE Int. Conf. on Comp.-Aided Design*, pp. 8–12, San Jose CA, Nov. 2000Google Scholar - 39.J.-M. Lin and Y.-W. Chang, TCG: A transitive closure graph-based representation for non-slicing floorplans, in
*Proc. 38th Design Aut. Conf.*, June 2001Google Scholar - 40.M. Sarrafzadeh and C.K. Wong,
*An Introduction VLSI Physical Design*, NY: McGraw Hill, 1996Google Scholar - 41.N. Sherwani,
*Algorithms for VLSI Physical Design Automation*, 3rd ed., Boston: Kluwer, 1999Google Scholar - 42.S.M. Sait and H. Youssef,
*VLSI Physical Design Automation: Theory and Practice*, Singapore: World Scientific, 1999Google Scholar - 43.F. Balasa and K. Lampaert, Symmetry within the sequence-pair representation in the context of placement for analog design,
*IEEE Trans. CAD of IC’s and Syst.*, 19(7):721–731, 2000Google Scholar - 44.Y.-X. Pang, F. Balasa, K. Lampaert, and C.-K. Cheng, Block placement with symmetry constraints based on the O-tree non-slicing representation, in
*Proc. 37th ACM/IEEE Design Aut. Conf.*, pp. 464–467, Los Angeles CA, June 2000Google Scholar - 45.F. Balasa, S.C. Maruvada, and K. Krishnamoorthy, On the exploration of the solution space in analog placement with symmetry constraints,
*IEEE Trans. CAD of IC’s and Syst.*, 23(2): 177–191, 2004Google Scholar - 46.J.-M. Lin and Y.-W. Chang, TCG-S: Orthogonal coupling of P-admissible representations for non-slicing floorplans, in
*Proc. 39th Design Aut. Conf.*, June 2002Google Scholar - 47.S. Dong, J. Liu, and X. Hong, Signal-path driven symmetry constraint for analog layout in SOI technology, manuscript, 2010Google Scholar
- 48.J.L. Bentley, Algorithms for Klee’s rectangle problem, Res. Report, Pittsburgh, PA: Carnegie-Mellon University, 1977Google Scholar
- 49.F.P. Preparata and M.I. Shamos,
*Computational Geometry*, Berlin: Springer, 1985Google Scholar - 50.F. Balasa, S.C. Maruvada, and K. Krishnamoorthy, Efficient solution space exploration based on segment trees in analog placement with symmetry constraints, in
*Proc. IEEE Int. Conf. Comp.-Aided Design*, pp. 497–502, San Jose CA, Nov. 2002Google Scholar - 51.T.H. Cormen, C.E. Leiserson, and R.L. Rivest,
*Introduction to Algorithms*, NY: McGraw-Hill, 1990MATHGoogle Scholar - 52.L.J. Guibas and R. Sedgewick, A diochromatic framework for balanced trees, in
*Proc. 19th Annual Symposium on Foundations of Computer Science*, pp. 8–21, 1978Google Scholar - 53.S.C. Maruvada, K. Krishnamoorthy, F. Balasa, L.M. Ionescu, Red-black interval trees in device-level analog placement,
*IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences*, E86-A(12):3127–3135, 2003 (Special section on VLSI Design and CAD Algorithms), JapanGoogle Scholar - 54.D.E. Knuth,
*The Art of Computer Programming*, vol. 3, MA: Addison-Wesley, 1973Google Scholar - 55.W. Pugh, Skip lists: A probabilistic alternative to balanced trees,
*Comm. of the ACM*, 33(6):668–676, 1990CrossRefMathSciNetGoogle Scholar - 56.J. Culberson, J.I. Munro, Explaining the behavior of binary search trees under prolonged updates: a model and simulation,
*The Computer Journal*, 32(1):68–75, 1989CrossRefMathSciNetGoogle Scholar - 57.J.I. Munro, T. Papadakis, R. Sedgewick, Deterministic skip lists,
*Proc. 3rd Annual ACM-SIAM Symp. on Discrete Algorithms*, pp. 367–375, Orlando FL, Jan. 1992Google Scholar - 58.T. Papadakis,
*Skip Lists and Probabilistic Analysis of Algorithms*, Ph.D. Dissertation, University of Waterloo, 1993Google Scholar - 59.K. Lampaert,
*Analog Layout Generation for Performance and Manufacturability*, Ph.D. Thesis, K.U. Leuven, Belgium, Jan. 1998Google Scholar - 60.L. Zhang and Ezz. I. El-Masry, Graph-based placement algorithm for analog LSI/VLSI physical designs, manuscript, 2006Google Scholar
- 61.A. Andersson and S. Carlsson, Construction of a tree from its traversals in optimal time and space,
*Inform. Processing Letters*, 34:21–25, 1990MATHCrossRefMathSciNetGoogle Scholar - 62.E. Mäkinen, Constructing a binary tree efficiently from its traversals, Res. Report A-1998-5, University of Tampere, Finland, April 1998Google Scholar
- 63.J.-L. Loday,
*Realization of the Stasheff polytope*, http://lanl.arXiv.org/abs/math/0212126, 2002 - 64.J.A. Anderson,
*Discrete Mathematics with Combinatorics*, NJ: Prentice Hall, 2001MATHGoogle Scholar