Advertisement

Related Work

  • Andreas Hansson
  • Kees Goossens
Chapter
Part of the Embedded Systems book series (EMSY)

Abstract

After completing our detailed exposition of the proposed on-chip interconnect, we now look at related work, and how they address the requirements from Chapter 1. Throughout this chapter, we highlight the contributions of our proposed interconnect and how it compares to the related works. For a more detailed exposition of the key concepts, we refer back to Chapter 2.

Keywords

Physical Scalability Virtual Channel Detailed Exposition Dataflow Graph Architectural Scalability 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. [1]
    Abeni L, Buttazzo G (2004) Resource reservation in dynamic real-time systems. Real-Time Systems 27(2):123–167MATHCrossRefGoogle Scholar
  2. [6]
    ARINC653 (1997) ARINC Specification 653. Avionics Application Software Standard InterfaceGoogle Scholar
  3. [11]
    Bartic T, Desmet D, Mignolet JY, Marescaux T, Verkest D, Vernalde S, Lauwereins R, Miller J, Robert F (2004) Network-on-chip for reconfigurable systems: from high-level design down to implementation. In: Proc. FPLGoogle Scholar
  4. [12]
    Beigne E, Clermidy F, Vivet P, Clouard A, Renaudin M (2005) An asynchronous NOC architecture providing low latency service and its multi-level design framework. In: Proc. ASYNCGoogle Scholar
  5. [13]
    Beigné E, Clermidy F, Miermont S, Vivet P (2008) Dynamic voltage and frequency scaling architecture for units integration within a GALS NoC. In: Proc. NOCSGoogle Scholar
  6. [14]
    Bekooij M, Moreira O, Poplavko P, Mesman B, Pastrnak M, van Meerbergen J (2004) Predictable embedded multiprocessor system design. LNCS 3199:77–91Google Scholar
  7. [15]
    Bekooij MJG, Smit GJM (2007) Efficient computation of buffer capacities for cyclo-static dataflow graphs. In: Proc. DACGoogle Scholar
  8. [17]
    Benini L (2006) Application specific NoC design. In: Proc. DATEGoogle Scholar
  9. [19]
    Benini L, de Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Computer 35(1):70–80CrossRefGoogle Scholar
  10. [23]
    Bertozzi D, Jalabert A, Murali S, Tamhankar R, Stergiou S, Benini L, Micheli GD (2005) NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems 16(2):113–129CrossRefGoogle Scholar
  11. [26]
    Bjerregaard T, Sparsø J (2005) A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In: Proc. DATEGoogle Scholar
  12. [27]
    Bjerregaard T, Sparsø J (2005) A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip. In: Proc. ASYNCGoogle Scholar
  13. [28]
    Bjerregaard T, Mahadevan S, Grøndahl Olsen R, Sparsø J (2005) An OCP compliant network adapter for GALS-based SoC design using the MANGO network-on-chip. In: Proc. SOCGoogle Scholar
  14. [29]
    Bjerregaard T, Stensgaard M, Sparsø J (2007) A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method. In: Proc. DATEGoogle Scholar
  15. [31]
    Bril RJ, Hentschel C, Steffens EF, Gabrani M, van Loo G, Gelissen JH (2001) Multimedia QoS in consumer terminals. In: Proc. SiPSGoogle Scholar
  16. [32]
    van de Burgwal MD, Smit GJM, Rauwerda GK, Heysters PM (2006) Hydra: an energy-efficient and reconfigurable network interface. In: Proc. ERSAGoogle Scholar
  17. [36]
    Chen J, Jone W, Wang J, Lu HI, Chen T (1999) Segmented bus design for low-power systems. IEEE Transactions on VLSI 7(1):25–29CrossRefGoogle Scholar
  18. [39]
    Coenen M, Murali S, Rădulescu A, Goossens K, De Micheli G (2006) A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. In: Proc. CODES+ISSSGoogle Scholar
  19. [43]
    Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proc. DACGoogle Scholar
  20. [46]
    Dielissen J, Rădulescu A, Goossens K, Rijpkema E (2003) Concepts and implementation of the Philips network-on-chip. In: IP-Based SOC DesignGoogle Scholar
  21. [50]
    Dutta S, Jensen R, Rieckmann A (2001) Viper: a multiprocessor SOC for advanced set-top box and digital TV systems. IEEE Design and Test of Computers 18(5):21–31CrossRefGoogle Scholar
  22. [52]
    Felicijan T (2007) Asynchronous tdma networks on chip. Tech. rep., Royal Philips ElectronicsGoogle Scholar
  23. [56]
    Gangwal O, Rădulescu A, Goossens K, Pestana S, Rijpkema E (2005) Building predictable systems on chip: an analysis of guaranteed communication in the Æthereal network on chip. In: Dynamic and Robust Streaming in and Between Connected Consumer-Electronics Devices, Kluwer, DordrechtGoogle Scholar
  24. [57]
    Gangwal OP, Janssen J, Rathnam S, Bellers E, Duranto M (2003) Understanding video pixel processing applications for flexible implementations. In: Proc. DSDGoogle Scholar
  25. [58]
    Genko N, Atienza D, Micheli GD, Mendias J, Hermida R, Catthoor F (2005) A complete network-on-chip emulation framework. In: Proc. DATEGoogle Scholar
  26. [60]
    Gheorghita SV, Palkovic M, Hamers J, Vandecappelle A, Mamagkakis S, Basten T, Eeckhout L, Corporaal H, Catthoor F, Vandeputte F, De Bosschere K (2009) System-scenario-based design of dynamic embedded systems. ACM Transactions on Design Automation of Electronic Systems 13(1):1–45CrossRefGoogle Scholar
  27. [62]
    Goossens K, Dielissen J, Gangwal OP, González Pestana S, Rădulescu A, Rijpkema E (2005) A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In: Proc. DATEGoogle Scholar
  28. [63]
    Goossens K, Dielissen J, Rădulescu A (2005) The Æthereal network on chip: concepts, architectures, and implementations. IEEE Design and Test of Computers 22(5):21–31Google Scholar
  29. [64]
    Graham R (1969) Bounds on multiprocessing timing anomalies. SIAM Journal of Applied Mathematics 17(2):416–429MATHCrossRefGoogle Scholar
  30. [65]
    Guérin R, Orda A (2000) Networks with advance reservations: The routing perspective. In: Proc. INFOCOMGoogle Scholar
  31. [66]
    Guérin R, Orda A, Williams D (1997) QoS routing mechanisms and OSPF extensions. In: Proc. GLOBECOMGoogle Scholar
  32. [67]
    Halfhill TR (2006) Ambric’s new parallel processor. Microprocessor ReportGoogle Scholar
  33. [68]
    Hansson A, Goossens K (2007) Trade-offs in the configuration of a network on chip for multiple use-cases. In: Proc. NOCSGoogle Scholar
  34. [70]
    Hansson A, Goossens K, Rădulescu A (2005) A unified approach to constrained mapping and routing on network-on-chip architectures. In: Proc. CODES+ISSSGoogle Scholar
  35. [71]
    Hansson A, Coenen M, Goossens K (2007) Channel trees: reducing latency by sharing time slots in time-multiplexed networks on chip. In: Proc. CODES+ISSSGoogle Scholar
  36. [72]
    Hansson A, Coenen M, Goossens K (2007) Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In: Proc. DATEGoogle Scholar
  37. [73]
    Hansson A, Goossens K, Rădulescu A (2007) Avoiding message-dependent deadlock in network-based systems on chip. VLSI Design 2007:1–10Google Scholar
  38. [75]
    Hansson A, Wiggers M, Moonen A, Goossens K, Bekooij M (2008) Applying dataflow analysis to dimension buffers for guaranteed performance in Networks on Chip. In: Proc. NOCSGoogle Scholar
  39. [77]
    Hansson A, Goossens K, Bekooij M, Huisken J (2009) Compsoc: a template for composable and predictable multi-processor system on chips. ACM Transactions on Design Automation of Electronic Systems 14(1):1–24CrossRefGoogle Scholar
  40. [78]
    Hansson A, Subburaman M, Goossens K (2009) Aelite: a flit-synchronous network on chip with composable and predictable services. In: Proc. DATEGoogle Scholar
  41. [79]
    Hansson A, Wiggers M, Moonen A, Goossens K, Bekooij M (2009) Enabling application-level performance guarantees in network-based systems on chip by applying dataflow analysis. IET Computers and Design TechniquesGoogle Scholar
  42. [81]
    Ho WH, Pinkston TM (2003) A methodology for designing efficient on-chip interconnects on well-behaved communication patterns. In: Proc. HPCAGoogle Scholar
  43. [82]
    Holzenspies P, Hurink J, Kuper J, Smit G (2008) Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip MPSoC. In: Proc. DATE, 10.1109/DATE.2008.4484628Google Scholar
  44. [83]
    Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27(5):51–61CrossRefGoogle Scholar
  45. [85]
    Hu J, Mărculescu R (2003) Energy-aware mapping for tile-based NoC architectures under performance constraints. In: Proc. ASP-DACGoogle Scholar
  46. [86]
    Hu J, Mărculescu R (2003) Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures. In: Proc. DATEGoogle Scholar
  47. [90]
    Jantsch A (2006) Models of computation for networks on chip. In: Proc. ACSDGoogle Scholar
  48. [93]
    Kang J, Henriksson T, van der Wolf P (2005) An interface for the design and implementation of dynamic applications on multi-processor architecture. In: Proc. ESTImediaGoogle Scholar
  49. [95]
    Kavaldjiev N (2006) A run-time reconfigurable network-on-chip for streaming DSP applications. PhD thesis, University of TwenteGoogle Scholar
  50. [98]
    Kopetz H (1997) Real-Time Systems: Design Principles for Distributed Embedded Applications. Kluwer Academic Publishers, DordrechtMATHGoogle Scholar
  51. [99]
    Kopetz H, Bauer G (2003) The time-triggered architecture. Proceedings of the IEEE 91(1):112–126CrossRefGoogle Scholar
  52. [101]
    Kopetz H, El Salloum C, Huber B, Obermaisser R, Paukovits C (2008) Composability in the time-triggered system-on-chip architecture. In: Proc. SOCCGoogle Scholar
  53. [102]
    Kramer J, Magee J (1990) The evolving philosophers problem: dynamic change management. IEEE Transactions on Software Engineering 16(11):1293–1306,CrossRefGoogle Scholar
  54. [103]
    Krstić M, Grass E, Gürkaynak F, Vivet P (2007) Globally asynchronous, locally synchronous circuits: overview and outlook. IEEE Design and Test of Computers 24(5):430–441CrossRefGoogle Scholar
  55. [107]
    Leijten J, van Meerbergen J, Timmer A, Jess J (2000) Prophid: a platform-based design method. Journal of Design Automation for Embedded Systems 6(1):5–37CrossRefGoogle Scholar
  56. [108]
    Liang J, Swaminathan S, Tessier R (2000) aSOC: A scalable, single-chip communications architecture. In: Proc. PACTGoogle Scholar
  57. [109]
    Lickly B, Liu I, Kim S, D Patel H, Edwards SA, Lee EA (2008) Predictable programming on a precision timed architecture. In: Proc. CASESGoogle Scholar
  58. [111]
    Lu Z, Haukilahti R (2003) NOC application programming interfaces: high level communication primitives and operating system services for power management. In: Networks on Chip, Kluwer Academic Publishers, DordrechtGoogle Scholar
  59. [113]
    Mangano D, Locatelli R, Scandurra A, Pistritto C, Coppola M, Fanucci L, Vitullo F, Zandri D (2006) Skew insensitive physical links for network on chip. In: Proc. NANONETGoogle Scholar
  60. [114]
    Marescaux T, Corporaal H (2007) Introducing the SuperGT network-on-chip. In: Proc. DACGoogle Scholar
  61. [115]
    Marescaux T, Mignolet J, Bartic A, Moffat W, Verkest D, Vernalde S, Lauwereins R (2003) Networks on chip as hardware components of an OS for reconfigurable systems. In: Proc. FPLGoogle Scholar
  62. [119]
    Matta I, Bestavros A (1998) A load profiling approach to routing guaranteed bandwidth flows. In: Proc. INFOCOMGoogle Scholar
  63. [122]
    Millberg M, Nilsson E, Thid R, Jantsch A (2004) Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In: Proc. DATEGoogle Scholar
  64. [124]
    Miro Panades I, Greiner A (2007) Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures. In: Proc. NOCSGoogle Scholar
  65. [126]
    Moonen A (2004) Modelling and simulation of guaranteed throughput channels of a hard real-time multiprocessor system. Master’s thesis, Eindhoven University of TechnologyGoogle Scholar
  66. [129]
    Moraes F, Calazans N, Mello A, Möller L, Ost L (2004) HERMES: an infrastructure for low area overhead packet-switching networks on chip. Integration VLSI Journal 38(1):69–93CrossRefGoogle Scholar
  67. [131]
    Moreira O, Valente F, Bekooij M (2007) Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor. In: Proc. EMSOFTGoogle Scholar
  68. [133]
    Murali S, de Micheli G (2004) Bandwidth-constrained mapping of cores onto NoC architectures. In: Proc. DATEGoogle Scholar
  69. [134]
    Murali S, de Micheli G (2004) SUNMAP: a tool for automatic topology selection and generation for NoCs. In: Proc. DACGoogle Scholar
  70. [135]
    Murali S, De Micheli G (2005) An application-specific design methodology for STbus crossbar generation. In: Proc. DATEGoogle Scholar
  71. [136]
    Murali S, Benini L, de Micheli G (2005) Mapping and physical planning of networks on chip architectures with quality of service guarantees. In: Proc. ASP-DACGoogle Scholar
  72. [137]
    Murali S, Coenen M, Rădulescu A, Goossens K, De Micheli G (2006) Mapping and configuration methods for multi-use-case networks on chips. In: Proc. ASP-DACGoogle Scholar
  73. [138]
    Murali S, Coenen M, Rădulescu A, Goossens K, De Micheli G (2006) A methodology for mapping multiple use-cases on to networks on chip. In: Proc. DATEGoogle Scholar
  74. [143]
    Nesbit K, Moreto M, Cazorla F, Ramirez A, Valero M, Smith J (2008) Multicore resource management. IEEE Micro 28(3):6–16CrossRefGoogle Scholar
  75. [145]
    Nollet V, Marescaux T, Avasare P, Mignolet JY (2005) Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In: Proc. DATEGoogle Scholar
  76. [150]
    Ost L, Mello A, Palma J, Moraes F, Calazans N (2005) MAIA: a framework for networks on chip generation and verification. In: Proc. ASP-DACGoogle Scholar
  77. [153]
    Palesi M, Holsmark R, Kumar S, Catania V (2009) Application specific routing algorithms for networks on chip. IEEE Transactions on Parallel and Distributed Systems 20(3):316–330CrossRefGoogle Scholar
  78. [154]
    Panades I, Greiner A, Sheibanyrad A (2006) A low cost network-on-chip with guaranteed service well suited to the GALS approach. In: Proc. NANONETGoogle Scholar
  79. [156]
    Paukovits C (2008) The time-triggered system-on-chip architecture. PhD thesis, Technische Universität Wien, Institut für Technische InformatikGoogle Scholar
  80. [157]
    Paukovits C, Kopetz H (2008) Concepts of switching in the time-triggered network-on-chip. In: Proc. RTCSAGoogle Scholar
  81. [159]
    PIBus (1994) PI-Bus Standard OMI 324. Siemens AG, ver. 0.3d ednGoogle Scholar
  82. [162]
    Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G, Benini L (2007) Bringing NoCs to 65 nm. IEEE Micro 27(5):75–85CrossRefGoogle Scholar
  83. [163]
    Rajkumar R, Juvva K, Molano A, Oikawa S (1998) Resource kernels: a resource-centric approach to real-time systems. In: Proc. MMCNGoogle Scholar
  84. [164]
    Rijpkema E, Goossens K, Rădulescu A, Dielissen J, van Meerbergen J, Wielage P, Waterlander E (2003) Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proceedings Computers and Digital Techniques 150(5):294–302CrossRefGoogle Scholar
  85. [165]
    Rostislav D, Vishnyakov V, Friedman E, Ginosar R (2005) An asynchronous router for multiple service levels networks on chip. In: Proc. ASYNCGoogle Scholar
  86. [168]
    Rădulescu A, Dielissen J, Goossens K, Rijpkema E, Wielage P (2005) An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Transactions on CAD of Integrated Circuits and Systems pp. 4–17Google Scholar
  87. [169]
    Rumpler B (2006) Complexity management for composable real-time systems. In: Proc. ISORCGoogle Scholar
  88. [170]
    Rutten M, Pol EJ, van Eijndhoven J, Walters K, Essink G (2005) Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture. IS&T/SPIE Electron Imag 5683Google Scholar
  89. [173]
    Sgroi M, Sheets M, Mihal A, Keutzer K, Malik S, Rabaey J, Sangiovanni-Vincentelli A (2001) Addressing the system-on-a-chip interconnect woes through communication-based design. In: Proc. DACGoogle Scholar
  90. [176]
    Smit LT, Smit GJM, Hurink JL, Broersma H, Paulusma D, Wolkotte PT (2004) Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture. In: Proc. FPTGoogle Scholar
  91. [178]
    Song YH, Pinkston TM (2000) On message-dependent deadlocks in multiprocessor/multicomputer systems. In: Proc. HiPCGoogle Scholar
  92. [179]
    SonicsMX (2005) SonicsMX Datasheet. Sonics, Inc. Available on www.sonicsinc.com
  93. [182]
    Sriram S, Bhattacharyya S (2000) Embedded Multiprocessors: Scheduling and Synchronization. CRC Press, Boca Raton, FLGoogle Scholar
  94. [184]
    Stergiou S, Angiolini F, Carta S, Raffo L, Bertozzi D, de Micheli G (2005) × pipes Lite: a synthesis oriented design library for networks on chips. In: Proc. DATEGoogle Scholar
  95. [186]
    Stoica I, Zhang H (1999) Providing guaranteed services without per flow management. In: Proc. SIGCOMMGoogle Scholar
  96. [188]
    Stuijk S, Basten T, Geilen M, Ghamarian A, Theelen B (2008) Resource-efficient routing and scheduling of time-constrained streaming communication on networks-on-chip. Journal of Systems Architecture 54(3–4):411–426CrossRefGoogle Scholar
  97. [193]
    Weber WD, Chou J, Swarbrick I, Wingard D (2005) A quality-of-service mechanism for interconnection networks in system-on-chips. In: Proc. DATEGoogle Scholar
  98. [194]
    Wentzlaff D, Griffin P, Hoffmann H, Bao L, Edwards B, Ramey C, Mattina M, Miao CC, Brown JF, Agarwal A (2007) On-chip interconnection architecture of the tile processor. IEEE Micro 27(5):15–31CrossRefGoogle Scholar
  99. [195]
    Widyono R (1994) The design and evaluation of routing algorithms for real-time channels. Tech. Rep. TR-94-024, University of California at Berkeley & Int’l Comp. Sci. Inst.Google Scholar
  100. [196]
    Wielage P, Marinissen E, Altheimer M, Wouters C (2007) Design and DfT of a high-speed area-efficient embedded asynchronous FIFO. In: Proc. DATEGoogle Scholar
  101. [200]
    Wiklund D, Liu D (2003) SoCBUS: switched network on chip for hard real time embedded systems. In: Proc. IPDPSGoogle Scholar
  102. [201]
    Wingard D (2004) Socket-based design using decoupled interconnects. In: Interconnect-Centric design for SoC and NoC, Kluwer, DordrechtGoogle Scholar
  103. [202]
    Wingard D, Kurosawa A (1998) Integration architecture for system-on-a-chip design. In: Proc. CICCGoogle Scholar
  104. [203]
    Wolkotte P, Smit G, Rauwerda G, Smit L (2005) An energy-efficient reconfigurable circuit-switched network-on-chip. In: Proc. IPDPSGoogle Scholar
  105. [204]
    Wüst C, Steffens L, Verhaegh W, Bril R, Hentschel C (2005) QoS control strategies for high-quality video processing. Real-Time Systems 30(1):7–29CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  1. 1.Research & Development ARM Ltd.CambridgeUK
  2. 2.Eindhoven University of TechnologyEindhovenThe Netherlands

Personalised recommendations