Proposed Solution

Chapter
Part of the Embedded Systems book series (EMSY)

Abstract

In this chapter we give a high-level view of the building blocks of the interconnect and discuss the rationale behind their partitioning and functionalities. We start by introducing the blocks by exemplifying their use (Section 2.1). This is followed by a discussion of how the interconnect delivers scalability at the physical and architectural level (Section 2.2). Next, we introduce the protocol stack and show how it enables diversity, both in the application programming models and in the IP interfaces (Section 2.3).

Keywords

Expense 

References

  1. [2]
    AHBLite (2001) Multi-Layer AHB, AHB-Lite Product Information. ARM Limited, San Jose, CAGoogle Scholar
  2. [4]
    Altera (2008) Avalon Interface Specifications. Altera Corporation, San Jose, CA. Available on www.altera.com Google Scholar
  3. [8]
    AXI (2003) AMBA AXI Protocol Specification. ARM Limited, San Jose, CAGoogle Scholar
  4. [10]
    Bambha N, Kianzad V, Khandelia M, Bhattacharyya S (2002) Intermediate representations for design automation of multiprocessor DSP systems. Design Automation for Embedded Systems 7(4):307–323MATHCrossRefGoogle Scholar
  5. [12]
    Beigne E, Clermidy F, Vivet P, Clouard A, Renaudin M (2005) An asynchronous NOC architecture providing low latency service and its multi-level design framework. In: Proc. ASYNCGoogle Scholar
  6. [15]
    Bekooij MJG, Smit GJM (2007) Efficient computation of buffer capacities for cyclo-static dataflow graphs. In: Proc. DACGoogle Scholar
  7. [18]
    Benini L, de Micheli G (2001) Powering networks on chips. In: Proc. ISSSGoogle Scholar
  8. [19]
    Benini L, de Micheli G (2002) Networks on chips: a new SoC paradigm. IEEE Computer 35(1):70–80CrossRefGoogle Scholar
  9. [20]
    van den Berg A, Ren P, Marinissen EJ, Gaydadjiev G, Goossens K (2008) Bandwidth analysis for reusing functional interconnect as test access mechanism. In: Proc. ETSGoogle Scholar
  10. [24]
    Bilsen G, Engels M, Lauwereins R, Peperstraete J (1996) Cyclo-static dataflow. IEEE Transactions on Signal Processing 44(2):397–408CrossRefGoogle Scholar
  11. [25]
    Bjerregaard T, Mahadevan S (2006) A survey of research and practices of network-on-chip. ACM Computing Surveys 38(1):1–51CrossRefGoogle Scholar
  12. [27]
    Bjerregaard T, Sparsø J (2005) A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip. In: Proc. ASYNCGoogle Scholar
  13. [29]
    Bjerregaard T, Stensgaard M, Sparsø J (2007) A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method. In: Proc. DATEGoogle Scholar
  14. [34]
    Cadence SpecMan (2009) Cadence specman. Available from: http://www.cadence.com
  15. [43]
    Dally WJ, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proc. DACGoogle Scholar
  16. [44]
    Dasdan A (2004) Experimental analysis of the fastest optimum cycle ratio and mean algorithms. ACM Transactions on Design Automation of Electronic Systems 9(4):385–418CrossRefGoogle Scholar
  17. [45]
    Day J, Zimmermann H (1983) The OSI reference model. Proceedings of the IEEE 71(12):1334–1340CrossRefGoogle Scholar
  18. [49]
    DTL (2002) Device Transaction Level (DTL) Protocol Specification. Version 2.2. Philips Semiconductors, Washington, DCGoogle Scholar
  19. [59]
    Gharachorloo K, Lenoski D, Laudon J, Gibbons P, Gupta A, Hennessy J (1990) Memory consistency and event ordering in scalable shared-memory multiprocessors. In: Proc. ISCAGoogle Scholar
  20. [62]
    Goossens K, Dielissen J, Gangwal OP, González Pestana S, Rădulescu A, Rijpkema E (2005) A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In: Proc. DATEGoogle Scholar
  21. [71]
    Hansson A, Coenen M, Goossens K (2007) Channel trees: reducing latency by sharing time slots in time-multiplexed networks on chip. In: Proc. CODES+ISSSGoogle Scholar
  22. [72]
    Hansson A, Coenen M, Goossens K (2007) Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In: Proc. DATEGoogle Scholar
  23. [77]
    Hansson A, Goossens K, Bekooij M, Huisken J (2009) Compsoc: a template for composable and predictable multi-processor system on chips. ACM Transactions on Design Automation of Electronic Systems 14(1):1–24CrossRefGoogle Scholar
  24. [78]
    Hansson A, Subburaman M, Goossens K (2009) Aelite: a flit-synchronous network on chip with composable and predictable services. In: Proc. DATEGoogle Scholar
  25. [83]
    Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27(5):51–61CrossRefGoogle Scholar
  26. [91]
    Jantsch A, Tenhunen H (2003) Will networks on chip close the productivity gap? In: Networks on Chip, Kluwer Academic Publishers, Dordrecht, pp. 3–18Google Scholar
  27. [100]
    Kopetz H, Obermaisser R, Salloum CE, Huber B (2007) Automotive software development for a multi-core system-on-a-chip. In: Proc. SEASGoogle Scholar
  28. [102]
    Kramer J, Magee J (1990) The evolving philosophers problem: dynamic change management. IEEE Transactions on Software Engineering 16(11):1293–1306,CrossRefGoogle Scholar
  29. [103]
    Krstić M, Grass E, Gürkaynak F, Vivet P (2007) Globally asynchronous, locally synchronous circuits: overview and outlook. IEEE Design and Test of Computers 24(5):430–441CrossRefGoogle Scholar
  30. [116]
    Martin A, Nystrom M (2006) Asynchronous techniques for system-on-chip design. Proceedings of the IEEE 94(6):1089–1120CrossRefGoogle Scholar
  31. [118]
    Martin P (2005) Design of a virtual component neutral network-on-chip transaction layer. In: Proc. DATEGoogle Scholar
  32. [120]
    Mercer CW, Savage S, Tokuda H (1994) Processor capacity reserves: operating system support for multimedia systems. In: Proc. ICMCSGoogle Scholar
  33. [123]
    Millberg M, Nilsson E, Thid R, Kumar S, Jantsch A (2004) The nostrum backbone – a communication protocol stack for networks on chip. In: Proc. VLSIDGoogle Scholar
  34. [127]
    Moonen A, Bekooij M, van den Berg R, van Meerbergen J (2007) Practical and accurate throughput analysis with the cyclo static data flow model. In: Proc. MASCOTSGoogle Scholar
  35. [132]
    MTL (2002) Memory Transaction Level (MTL) Protocol Specification. Philips Semiconductors, Washington, DCGoogle Scholar
  36. [137]
    Murali S, Coenen M, Rădulescu A, Goossens K, De Micheli G (2006) Mapping and configuration methods for multi-use-case networks on chips. In: Proc. ASP-DACGoogle Scholar
  37. [138]
    Murali S, Coenen M, Rădulescu A, Goossens K, De Micheli G (2006) A methodology for mapping multiple use-cases on to networks on chip. In: Proc. DATEGoogle Scholar
  38. [145]
    Nollet V, Marescaux T, Avasare P, Mignolet JY (2005) Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In: Proc. DATEGoogle Scholar
  39. [147]
    OCP (2007) OCP Specification 2.2. OCP International PartnershipGoogle Scholar
  40. [150]
    Ost L, Mello A, Palma J, Moraes F, Calazans N (2005) MAIA: a framework for networks on chip generation and verification. In: Proc. ASP-DACGoogle Scholar
  41. [154]
    Panades I, Greiner A, Sheibanyrad A (2006) A low cost network-on-chip with guaranteed service well suited to the GALS approach. In: Proc. NANONETGoogle Scholar
  42. [157]
    Paukovits C, Kopetz H (2008) Concepts of switching in the time-triggered network-on-chip. In: Proc. RTCSAGoogle Scholar
  43. [158]
    Peeters A, van Berkel K (2001) Synchronous handshake circuits. In: Proc. ASYNCGoogle Scholar
  44. [160]
    PLB (2003) Processor Local Bus (PLB) v3.4. Xilinx Inc, San Jose, CAGoogle Scholar
  45. [162]
    Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G, Benini L (2007) Bringing NoCs to 65 nm. IEEE Micro 27(5):75–85CrossRefGoogle Scholar
  46. [164]
    Rijpkema E, Goossens K, Rădulescu A, Dielissen J, van Meerbergen J, Wielage P, Waterlander E (2003) Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proceedings Computers and Digital Techniques 150(5):294–302CrossRefGoogle Scholar
  47. [165]
    Rostislav D, Vishnyakov V, Friedman E, Ginosar R (2005) An asynchronous router for multiple service levels networks on chip. In: Proc. ASYNCGoogle Scholar
  48. [167]
    Rădulescu A, Goossens K (2004) Communication services for network on silicon. In: Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, Marcel Dekker, New York, NYGoogle Scholar
  49. [168]
    Rădulescu A, Dielissen J, Goossens K, Rijpkema E, Wielage P (2005) An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Transactions on CAD of Integrated Circuits and Systems pp. 4–17Google Scholar
  50. [182]
    Sriram S, Bhattacharyya S (2000) Embedded Multiprocessors: Scheduling and Synchronization. CRC Press, Boca Raton, FLGoogle Scholar
  51. [183]
    Steenhof F, Duque H, Nilsson B, Goossens K, Peset Llopis R (2006) Networks on chips for high-end consumer-electronics TV system architectures. In: Proc. DATEGoogle Scholar
  52. [185]
    Stiliadis D, Varma A (1998) Latency-rate servers: a general model for analysis of traffic scheduling algorithms. IEEE/ACM Transactions on Networking 6(5):611–624CrossRefGoogle Scholar
  53. [186]
    Stoica I, Zhang H (1999) Providing guaranteed services without per flow management. In: Proc. SIGCOMMGoogle Scholar
  54. [192]
    Vermeulen B, Goossens K, Umrani S (2008) Debugging distributed-shared-memory communication at multiple granularities in networks on chip. In: Proc. NOCSGoogle Scholar
  55. [198]
    Wiggers M, Bekooij M, Smit G (2007) Modelling run-time arbitration by latency-rate servers in dataflow graphs. In: Proc. SCOPESGoogle Scholar
  56. [199]
    Wiggers MH, Bekooij MJ, Smit GJ (2008) Buffer capacity computation for throughput constrained streaming applications with data-dependent inter-task communication. In: Proc. RTASGoogle Scholar
  57. [205]
    Zhang H (1995) Service disciplines for guaranteed performance service in packet-switching networks. Proceedings of the IEEE 83(10):1374–1396CrossRefGoogle Scholar
  58. [108]
    Liang J, Swaminathan S, Tessier R (2000) aSOC: A scalable, single-chip communications architecture. In: Proc. PACTGoogle Scholar
  59. [122]
    Millberg M, Nilsson E, Thid R, Jantsch A (2004) Guaranteed bandwidth using looped containers in temporally disjoint networks within the Nostrum network on chip. In: Proc. DATEGoogle Scholar
  60. [193]
    Weber WD, Chou J, Swarbrick I, Wingard D (2005) A quality-of-service mechanism for interconnection networks in system-on-chips. In: Proc. DATEGoogle Scholar
  61. [26]
    Bjerregaard T, Sparsø J (2005) A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In: Proc. DATEGoogle Scholar
  62. [63]
    Goossens K, Dielissen J, Rădulescu A (2005) The Æthereal network on chip: concepts, architectures, and implementations. IEEE Design and Test of Computers 22(5):21–31Google Scholar
  63. [95]
    Kavaldjiev N (2006) A run-time reconfigurable network-on-chip for streaming DSP applications. PhD thesis, University of TwenteGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  1. 1.Research & Development ARM Ltd.CambridgeUK
  2. 2.Eindhoven University of TechnologyEindhovenThe Netherlands

Personalised recommendations