Fault-Tolerant System Technology

  • Nobuyasu Kanekawa
  • Eishi H. Ibe
  • Takashi Suga
  • Yutaka Uematsu
Chapter

Abstract

Dependability of electronic systems is indispensable for our contemporary society and used for a range of application fields as shown in Table 5.1. Transportation systems, such as aerospace, automotive, train, elevator, are life-critical applications and require dependability from old days. The signal system in use at the time of the rail-road commencement was simple, just hanging a ball with a rope by a pulley. If the rope is broken, the ball falls by the gravitation of the Earth. This is the first inherent fail-safe system with asymmetric failure feature utilizing gravitation of the Earth. As the time passed by, the signaling system came to be implemented by electricity (relays) and electronics (solid-state devices), and then computerized and became the current form, succeeding to the fail-safe characteristics by asymmetric failure feature. Here, the signaling system includes railway switches, blockade, and interlocking systems in addition to traffic lights. It is still new in our memory that the computer systems for spaceship Apollo played a very important role in order to bring human being to the moon for the first time in history.

Keywords

Transportation Flare Assure Product Line Aircrafts 

References

  1. 1.
    F.P. Mathor, “On Reliability Modeling and Analysis of Ultrareliable Fault-Tolerant Digital systems,” IEEE Trans. Comput., Vol. C-20, pp. 1376–1382 (1971).CrossRefGoogle Scholar
  2. 2.
    J. Losq, “A Highly Efficient Redundancy Scheme: Self-Purging Redundancy,” IEEE Trans. Comput., Vol. C-25, pp. 569–578 (1976).CrossRefGoogle Scholar
  3. 3.
    N. Kanekawa et al., “Dependable Onboard Computer Systems with a New Method – Stepwise Negotiating Voting,” Proceedings of the 19th International Symposium on Fault-Tolerant Computing, FTCS-19, pp. 13–19 (1989).Google Scholar
  4. 4.
    J.A. Katzman, “A Fault-Tolerant Computing System,” Tandem Computers, Cupertino, CA, (1977). (Reprinted in D. P. Siewiorek, et al., “The Theory and Practice of Reliable System Design,” pp. 435–452, Digital Press, Bedford, MA, (1982).).Google Scholar
  5. 5.
    D. Taylor, et al., “Stratus” Chapter 10, “Dependability of Resilient Computers,” BSP Professional Books, Oxford (1989).Google Scholar
  6. 6.
    A. Avizienis, et al., “The STAR (Self-Testing And Repairing) Computer: An Investigation of the Theory and Practice of Fault-Tolerant Computer Design,” IEEE Trans. Comput., Vol. C-20, No. 11, pp. 1312–1321 (1971).CrossRefGoogle Scholar
  7. 7.
    J.H. Wensley, et al., “SIFT: Design and Analysis of a Fault-Tolerant Aircraft Control,” Proc IEEE, Vol. 66, No. 10, pp. 1240–1254 (1978).CrossRefGoogle Scholar
  8. 8.
    A.L. Hopkins, Jr. et al., “FTMP A Highly Reliable Fault-Tolerant Multiprocessor for Aircraft,” Proc IEEE, Vol. 66, No. 10, pp. 1221–1239 (1978).CrossRefGoogle Scholar
  9. 9.
    Freescale and Continental Collaborate on Multi-Core 32-bit Microcontroller for Electronic Braking Systems (16 October, 2007) http://media.freescale.com/phoenix.zhtml?c=196520&p=irol-newsArticle&ID=1063162.
  10. 10.
    First Automotive Dual Core, Floating Point MCUs from Texas Instruments Let Designers Innovate and Differentiate for Safety Critical Applications (3 November, 2008) http://focus.ti.com/pr/docs/preldetail.tsp?sectionId=594&prelId=sc08145.
  11. 11.
  12. 12.
    Toshiba Announces Implementation of New Functional Safety Concept on MCU for SIL3 and ASILD Level Applications (18 January, 2010) http://www.toshiba-components.com/prpdf/5937E.pdf.
  13. 13.
    T.R.N. Rao, “Error Coding for Arithmetic Processors,” Academic, New York, NY (1974).MATHGoogle Scholar
  14. 14.
    T.R.N. Rao, et al., “Error Control Coding for Computer Systems,” Prentice-Hall, Upper Saddle River, NJ (1989)Google Scholar
  15. 15.
    J. Wakerly, “Error Detecting Codes, Self-Checking Circuits and Applications,” North Holland, Amsterdam (1978)MATHGoogle Scholar
  16. 16.
    W.C. Carter, et al., “Design of Dynamically Checked Computers,” Inform. Process., Vol. 68, pp. 878–883 (1969).Google Scholar
  17. 17.
    D.A. Andeson, et al., “Design of Totally Self-Checking Circuits for m-out-of-n Codes,” IEEE Trans. Comput., Vol. 22, No. 3, pp. 236–269 (1973).Google Scholar
  18. 18.
    P. Tummeltshammer, et al., “Power Supply Induced Common Cause Faults – Experimental Assessment of Potential Countermeasures,” Proceedings of the 39th International Conference on Dependable Systems and Networks, Estoril, Lisbon, Portugal, DSN2009, pp. 449–457 (2009).Google Scholar
  19. 19.
    H. Kopetz, et al., “TTP – A Time-Triggered Protocol for Fault-Tolerant Real-Time Systems,” Proceedings of the 23rd International Symposium on Fault-Tolerant Computing, Toulouse, France, FTCS-23, pp. 524–533 (1993).Google Scholar
  20. 20.
    L. Chen, et al., “N-version Programming: A Fault-Tolerance Approach to Reliability of Software Operation,” Proceedings of the 8th International Symposium on Fault-Tolerant Computing, FTCS-8, pp. 3–9 (1978).Google Scholar
  21. 21.
    A. Avizienis, “The N-version Approach to Fault-Tolerant Software,” IEEE Trans. Softw. Eng., Vol. SE-11, pp. 1491–1501 (1985).CrossRefGoogle Scholar
  22. 22.
    B. Rendel, “System Structure for Software Fault-Tolerance,” IEEE Trans. Softw. Eng., Vol. SE-1, pp. 220–232 (1975).CrossRefGoogle Scholar
  23. 23.
    N. Kurobane, “A Fault Tolerant Operating System using Essential Recovery Data (Japanese),” Proceedings of ISPJ Congress, Sendai, Japan, pp. 750–751 (1990).Google Scholar
  24. 24.
    J.C. Knight, et al., “A Large-Scale Experiment in N-version Programming,” Proceedings of the 16th International Symposium on Fault-Tolerant Computing, Vienna, Austria, FTCS-16, pp. 165–170 (1986).Google Scholar
  25. 25.
    J.D. McGregor, et al., “Successful Software Product Line Practices,” IEEE Softw., Vol. 27, No. 3, pp. 16–21 (2010).Google Scholar
  26. 26.
    K. Mori, S. Miyamoto, and H. Ihara, “Proposition of Autonomous Decentralized Systems Concept (Japanese),” Trans. IEE Jpn., Vol. 104-C, No. 12, pp. 303–310 (1984).Google Scholar
  27. 27.
    S. Miyamoto, K. Mori, and H. Ihara, “Autonomous Decentralized Control and Its Application to the Rapid Transit System,” Int. J. Comput. Ind., Vol. 5, No. 2, pp. 115–124 (1984).CrossRefGoogle Scholar
  28. 28.
    H. Ihara, and K. Mori, “Autonomous Decentralized Computer Control Systems,” IEEE Comput., Vol. 7, No. 8, pp. 57–66 (1984).CrossRefGoogle Scholar
  29. 29.
    F. Kitahara, et al., “The ATOS Tokyo Metropolitan Area Train Traffic Control System,” HITACHI Rev., Vol. 46, No. 2, pp. 67–72 (1997). http://www.hitachi.com/rev/1997/revapr97/rev205.htm.
  30. 30.
    T. Takano, et al., “In-orbit Experiment on the Fault-Tolerant Space Computer Aboard the Satellite “Hiten,” IEEE Trans. Reliab., Vol. 45, No. 4, pp. 624–631 (1996).CrossRefGoogle Scholar
  31. 31.
    N. Kanekawa, et al., “High-Speed and Transparent Fault-Tolerance by Intra-Board Fault-Masking (in Japanese), Trans. IEE Jpn., Vol. 114-D, No. 9, pp. 903–909 (1994).Google Scholar
  32. 32.
    N. Kanekawa, et al., “Self-Checking and Fail-Safe LSIs by Intra-Chip Redundancy,” Proceedings of the 26th International Symposium on Fault-Tolerant Computing, Sendai, Japan, FTCS-26, pp. 426–430 (1996).Google Scholar
  33. 33.
    Jean Arlat, et al., “Dependability of Railway Control Systems” Proceedings of the 26th International Symposium on Fault-Tolerant Computing, Sendai, Japan, FTCS-26, pp. 150–155 (1996).Google Scholar
  34. 34.
    Jean Charles Fabre, et al., “Saturation: Reduced Idleness for Improved Fault-Tolerance,” Proceedings of the 18th International Symposium on Fault-Tolerant Computing, Tokyo, Japan, FTCS-18, pp. 200–205 (1988).Google Scholar
  35. 35.
    N. Kanekawa, “Dynamic Autonomous Redundancy Management Strategy for Balanced Graceful Degradation,” Fault-Tolerant Parallel and Distributed Systems, Dhiraj Pradhan and Dimiter Avresky ed. IEEE, College Station, TX, USA, pp. 18–23 (1994).Google Scholar
  36. 36.
    N. Kanekawa, et al., “Fault Detection and Recovery Coverage Improvement by Clock Synchronized Duplicated Systems with Optimal Time Diversity,” Proceedings of the 28th International Symposium on Fault-Tolerant Computing, Munich, Germany, FTCS-28, pp. 196–200 (1998).Google Scholar
  37. 37.
    K. Shimamura, et al., “A Fail-Safe Microprocessor Using Dual Synthesizable Processor Cores,” Seoul, Korea, AP-ASIC, pp. 46–49 (1999).Google Scholar
  38. 38.
    K. Shimamura, et al., “A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature,” Riverside, CA, USA, PRDC 2006, pp. 359–368 (2006).Google Scholar
  39. 39.
    K. Sakurai, et al., “Dependable and Cost-Effective Architecture for X-by-Wire Systems,” FISITA 2008 World Automotive Congress September-08, Munich, Germany, Paper No. F2008-05-04 (2008).Google Scholar
  40. 40.
    K. Sakurai, et al., “Membership Middleware for Dependable and Cost-Effective X-by-Wire Systems,” SAE 2008 World Congress April-08 Technical Paper No. 2008-01-0478.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  • Nobuyasu Kanekawa
    • 1
  • Eishi H. Ibe
    • 2
  • Takashi Suga
    • 2
  • Yutaka Uematsu
    • 2
  1. 1.Hitachi Research LaboratoryHitachi, Ltd.IbarakiJapan
  2. 2.Production Engineering Research LaboratoryHitachi, Ltd.KanagawaJapan

Personalised recommendations