Advanced Properties

  • Eduard Cerny
  • Surrendra Dudani
  • John Havlicek
  • Dmitry Korchemny
Chapter

Abstract

No man acquires property without acquiring with it a little arithmetic also.

Ralph Waldo Emerson

This chapter builds upon basic properties discussed in Chapter http://dx.doi.org/10.1007/978-1-4419-6600-1-4 and explores more complex forms of property operators. First we briefly examine the property equivalents of Boolean operators ! (not), —— (or), && (and), -> (implies), <-> (iff), and then provide detailed description of temporal operators inspired by Linear Temporal Logic.

Keywords

Suffix 

References

  1. 1.
    IEEE Standard VHDL Language Reference Manual (2000) IEEE Std 1076-2000, pp 1–290Google Scholar
  2. 2.
    IEEE Standard Verilog Hardware Description Language (2001) IEEE Std 1364-2001, pp 1–856Google Scholar
  3. 3.
    IEEE Standard for SystemVerilog Unified Hardware Design, Specification, and Verification Language (2005) IEEE Std 1800-2005, pp 1–648Google Scholar
  4. 4.
    IEEE Standard for Verilog Hardware Description Language (2006) IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001), pp 1–560Google Scholar
  5. 11.
    Armoni R, Fix L, Flaisher A, Grumberg O, Piterman N, Tiemeyer A, Vardi MY (2003) Enhanced vacuity detection in linear temporal logic. In: CAV. pp 368–380Google Scholar
  6. 18.
    Bustan D, Flaisher A, Grumberg O, Kupferman O, Vardi MY (2005) Regular vacuity. Lect Notes Comput Sci 3725:191–206CrossRefGoogle Scholar
  7. 41.
    Kupferman O, Vardi MY (2003) Vacuity detection in temporal model checking. Int J Softw Tools Technol Transfer 4(2):224–233CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  • Eduard Cerny
    • 1
  • Surrendra Dudani
    • 2
  • John Havlicek
    • 3
  • Dmitry Korchemny
    • 4
  1. 1.WorcesterUSA
  2. 2.NewtonUSA
  3. 3.AustinUSA
  4. 4.Kfar-SabaIsrael

Personalised recommendations