FPGA Design pp 107-132 | Cite as

Timing Closure

  • Philip Simpson


Timing Closure is the area of the design flow that can cause the most frustration to FPGA designers. This is the area which can eat up the compute cycles on your workstation, it can result in feature drop from your system design and may result in you having to pay for a faster speed-grade device than you intended to use.


Timing Closure Design Space Exploration FPGA Device Data Arrival Time Static Timing Analysis 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.Altera CorporationSan JoseUSA

Personalised recommendations