Advertisement

IP Modeling and Verification

  • Emre Özer
  • Nathan Chong
  • Krisztián Flautner
Chapter

Abstract

This chapter presents the infrastructure for modeling intellectual property (IP). After a brief introduction to ARM IP and architecture, the modeling and simulation strategies are presented for the RISC CPUs and system-on-chips (SoCs) based on ARM IP. We will explain how the initial investigation of the processor architecture and microarchitecture for performance and power is accomplished before the real design phase. This will be followed by the discussion of different modeling techniques used in the processor design stage such as RTL simulation, emulation, and FPGA prototyping. Then, we will look into the system modeling/simulation frameworks from programmer’s and system designer’s perspectives and discuss their trade-offs. Finally, we will discuss the verification strategies for validating the processor design from ad hoc test techniques, random coverage strategies, assertion-based verification, and formal verification methods.

Keywords

Intellectual Property Processor Core Register File Pipeline Stage Execution Unit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Referneces

  1. 1.
    ARM Architecture Reference Manual ARMv7-A and ARMv7-R Edition, http://infocenter.arm.com/.
  2. 2.
    Halfhill, T.: ARM’s Smallest Thumb, Microprocessor Report, (2009).Google Scholar
  3. 3.
    Yiu, J.: The Definitive Guide to the ARM Cortex-M3. Newnes, Burlington, MA, USA, (2009).Google Scholar
  4. 4.
    Halfhill, T.: ARM’s Midsize Multiprocessor, Microprocessor Report, (2009).Google Scholar
  5. 5.
    ARM announces ‘Osprey’ A9 core as Atom-beater, EETimes, http://www.eetimes.eu/ 220000579.
  6. 6.
    The Embedded Microprocessor Benchmark Consortium, http://www.eembc.org.
  7. 7.
    SPEC CPU2000, Standard Performance Evaluation Corporation, http://www.spec.org/ cpu2000/.
  8. 8.
  9. 9.
    Logic Tile HBI-0172, RealView LT-XC5VLX330 UserGuide, http://infocenter.arm.com.
  10. 10.
    RealView Emulation Baseboard User Guide, http://infocenter.arm.com.
  11. 11.
    User Guide, Fast Model Tools Version 5.1, http://infocenter.arm.com.
  12. 12.
    LISA+ Language Reference Manual for Fast Models Version 5.1, http://infocenter.arm.com.
  13. 13.
    Seal, D.: ARM Architecture Reference Manual, 2nd ed. Addison-Wesley, Boston, MA, (2000).Google Scholar
  14. 14.
    SystemVerilog Reference Verification Methodology, http://www.eetimes.com/news/design/ showArticle.jhtml?articleID=188703275.
  15. 15.
    Open Verification Library, Accellera, http://www.eda-stds.org/ovl/.
  16. 16.
  17. 17.
    Merz, S.: Modeling and Verification of Parallel Processes. Springer, LNCS 2067, New York, NY pp. 3–38, (2001).CrossRefGoogle Scholar
  18. 18.
    Bingham, J., Erickson, J., Singh, G., Andersen, F.: Industrial strength refinement checking. In: International Conference on Formal Methods in Computer-aided Design (FMCAD), Austin, Texas, Nov (2009).Google Scholar

Copyright information

© Springer Science+business Media, LLC 2010

Authors and Affiliations

  1. 1.ARM LtdCambridgeUK
  2. 2.ARM LtdCambridgeUK

Personalised recommendations