Testbench Models

  • Brian Bailey
  • Grant Martin
Part of the Embedded Systems book series (EMSY)


Verification has become as expensive and as important as design, and as such models and languages for verification are emerging that are highly directed toward their intended function. Most of what we think of as verification today is implementation verification taking place at the RTL level of abstraction or physical verification taking place at even lower levels of abstraction. Very little of the total verification effort goes into design verification. To put that another way, we spend most of our time verifying that we have implemented something correctly, rather than determining that we have specified the right thing, or that the collection of pieces that are being assembled are capable of performing the right function within the constraints imposed by the specification.


Migration Marketing Sorting 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Bruce Wile, John C. Goss, Wolfgang Roesner. Comprehensive Functional Verification. The Complete Industry Cycle. Morgan Kaufman, Elsevier 2005Google Scholar
  2. 2.
    Thorsten Grötker, Stan Liao, Grant Martin, Stuart Swan. System Design with SystemC. Springer 2002Google Scholar
  3. 3.
    Harry D. Foster, Adam C. Kronlik, David J. Lacey. Assertion-Based Design. Springer 2003Google Scholar
  4. 4.
    Frank Ghenassia [Ed.]. Transaction-Level Modeling with SystemC. Springer 2005Google Scholar
  5. 5.
    Brian Bailey, Grant Martin, Andrew Piziali. ESL Design and Verification. A Prescription for Electronic System Level Methodology. Morgan Kaufman/Elsevier 2007Google Scholar
  6. 6.
    Accellera Unified Coverage Interoperability Standard Committee (UCIS)
  7. 7.
    2004/2002 IC/ASIC Functional Verification Study, Collett International ResearchGoogle Scholar
  8. 8.
    Peet James, Verification Plans. The Five-Day Verification Strategy for Modern Hardware Verification Languages. Kluwer 2004Google Scholar
  9. 9.
    Jasper Design Automation ActiveDesign™ with Behavioral Indexing™ website:
  10. 10.
    Practical usage of VMM applications in Verification Process. EDA Interoperability Forum 2008Google Scholar
  11. 11.
    VMM Central website.
  12. 12.
    Open Verification Methodology.
  13. 13.
    Jasper Design Automation GamePlan website.
  14. 14.
    Accellera Unified Coverage Interoperability Standard. Website:
  15. 15.
    Intelligent Testbench Automation. Mentor website:
  16. 16.
  17. 17.
    Arnab Saha, Doug Warmke, Hui Yin. Introducing DPI-C++. DVCon 2009Google Scholar
  18. 18.
    Daniel Große, Hernan Peraza1, Wolfgang Klingauf and Rolf Drechsler. Measuring the Quality of a SystemC Testbench by Using Code Coverage Techniques. Obtained from website:
  19. 19.
    Wolfgang Müller, Wolfgang Rosenstiel, Jürgen Ruf. SystemC: Methodologies and Applications. Springer 2003Google Scholar
  20. 20.
    Wikipedia Entry for Mutation Testing.
  21. 21.
    Srinath Atluri, Nimalan Siva, Anant Sakharkar, Rebecca Lipon. Migrating Complex Networking ASIC Verification Environment to SystemC and SystemVerilog. IC Design and Verification Journal March 2008.
  22. 22.
    Design and Reuse website – Verification IP.
  23. 23.
    Brian Bailey, Kathy Werner [Eds]. Intellectual Property for Electronic Systems: An Essential Introduction. IEC Press 2007.Google Scholar
  24. 24.
    Accellera website

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.BeavertonUSA
  2. 2.Tensilica Inc.Santa ClaraUSA

Personalised recommendations