Advertisement

Functional Models

  • Brian Bailey
  • Grant Martin
Chapter
Part of the Embedded Systems book series (EMSY)

Abstract

Functional models are the mainstay of many design and verification flows and there have been many languages defined to help improve the efficiency and/or effectiveness of these models. This chapter will explore the most common languages that are in use today and the ways in which they can be used. Small examples will be given in this chapter to show the fundamental aspects of these languages and will compare and contrast some of the languages so that informed decisions can be made regarding the best ones to choose for particular situations.

Keywords

Entropy Europe Expense Iridium Adapter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
  2. 2.
    Frank S. Eory. "A Core-Based System-to-Silicon Design Methodology," IEEE Design and Test of Computers, vol. 14, no. 4, pp. 36–41, Oct.–Dec. 1997, doi:10.1109/54.632879.Google Scholar
  3. 3.
  4. 4.
    IEEE Std 1666™-2005 Standard SystemC® Language Reference Manual, http://standards.ieee.org/getieee/1666/download/1666-2005.pdf
  5. 5.
    Thorsten Grötker, Stan Liao, Grant Martin, Stuart Swan. System Design with SystemC, Springer, 2002.Google Scholar
  6. 6.
    David Black, Jack Donovan. SystemC from the Ground Up, Springer 2004.Google Scholar
  7. 7.
    Srikanth Jadcherla, Janick Bergeron, Yoshio Inoue, David Flynn. Verification Methodology Manual for Low Power. Synopsys 2009.Google Scholar
  8. 8.
  9. 9.
    Sterling Augustine, Marc Gauthier, Steve Leibson, Peter Macliesh, Grant Martin, Dror Maydan, Nenad Nedeljkovic, Bob Wilson. “Generation and Use of an ASIP Software Tool Chain”,  Chapter 7 in Wolfgang Ecker, Wolfgang Müller and Rainer Dömer, Hardware-Dependent Software: Principles and Practice, Springer, 2009.
  10. 10.
    Achim Nohl, Gunnar Braun, Andreas Hoffmann, Oliver Schliebusch, Heinrich Meyr, Rainer Leupers. “A Universal Technique for Fast and Flexible Instruction Set Architecture Simulation”, DAC 2002, pp. 22–27.Google Scholar
  11. 11.
    Accellera PSL standard version 1.1 2004.Google Scholar
  12. 12.
    Ariane 5 flight 501. From Wikipedia http://en.wikipedia.org/wiki/Ariane_5_Flight_501
  13. 13.
    Dave Whipp. Transaction Level Assertions in an Interface Definition Language. DesignCon 2008.Google Scholar
  14. 14.
    Wolfgang Ecker, Volkan Esen, Thomas Steininger, Michael Velten, Michael Hull. Implementation of a Transaction Level Assertion Framework in SystemC. DATE 2007: 894–899.Google Scholar
  15. 15.
    Atsushi Kasuya, Tesh Tesfaye. Verification Methodologies in a TLM-to-RTL Design Flow. DAC 2007, pp.199–204.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.BeavertonUSA
  2. 2.Tensilica Inc.Santa ClaraUSA

Personalised recommendations