3D Stacking of DRAM on Logic

  • Trevor Carlson
  • Marco Facchini


An ever-increasing number of transistors are being placed onto silicon dies in both small and large computing systems. The shrinking of the transistors on these chips has allowed an increasingly large amount of computing power to be brought to smaller and smaller devices. There have been many advances in computing architectures that have allowed this pace to continue. Examples can be seen through the development of combining numerous application processors into MPSoCs (multiprocessor systems on a chip) as well as techniques like hardware multithreading. Through the increase in both complexity of chip designs and the number of those chips occupying a single die, our computers now require greater bandwidth to an ever increasing amount of system DRAM memory. By optimizing these systems with TSVs, one can alleviate this memory bottleneck while simultaneously reducing the overall energy consumption of the complete computing platform.


Print Circuit Board Solder Bump Memory Controller Static Random Access Memory Memory Chip 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Borkar S (2008) 3D-technology: a system perspective. In: International 3D system integration conference, pp 1–14Google Scholar
  2. 2.
    Facchini M, Carlson T, Vignon A (2009) System-level power/performance evaluation of 3D stacked DRAMs for mobile applications. In: Proceedings of design, automation, and test in Europe, Nice, 20–24 April, pp 923–928Google Scholar
  3. 3.
    Harrison C, Hudson SE (2008) Pseudo-3D video conferencing with a generic webcam. In: Proceedings of the 10th IEEE international symposium on multimedia, Washington, DC, pp 236–241Google Scholar
  4. 4.
  5. 5.
    Kumagai K, Yang C, Izumino H et al (2006) System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV. In: International solid-state circuits conference, San Francisco, CA, pp 1706–1715Google Scholar
  6. 6.
    Loh GH (2008) 3D-stacked memory architectures for multi-core processors. In: Proceedings of the 35th international symposium on computer architecture, Beijing, 21–25 June, pp 453–464Google Scholar
  7. 7.
    Tuan J, Chang T, Jen C (2002) On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture. IEEE Trans Circ Syst Video Tech 12(1):61–72CrossRefGoogle Scholar
  8. 8.
    Wehn N, Hein S (1998) Embedded DRAM architectural trade-offs. In: Proceedings of Design, Automation, and Test in Europe, Paris, 23–26 February, pp 704–708Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  1. 1.Ghent UniversityGhentBelgium

Personalised recommendations