Computing Leakage Current Distributions

  • Nikhil Jayakumar
  • Suganth Paul
  • Rajesh Garg
  • Kanupriya Gulati
  • Sunil P. Khatri


With leakage power increasing as a fraction of the total power of a design, due to the current design trends, it is arguably important to find the leakage for all input vectors. This is useful when comparing candidate implementations of a design with the same minimum leakage values. An implementation that has a leakage histogram with larger number of input vectors contributing to lower leakage values would be preferred over other implementations. This would not only minimize the leakage during the regular operation of the circuit, but also ease the task of finding a vector that results in minimum leakage state.

The remainder of this chapter is organized as follows: The motivation for this work is discussed in Sect. 3.4. Some preliminary work necessary to understand the details of our approach is discussed in Sect. 3.3. Section 3.5 discusses previous work in this area. In Sect. 3.6 we describe our approach to compute leakage current distributions. We discuss the experimental results of our approach in Sect. 3.7. Conclusions and future work are discussed in Sect. 3.8.


Input Vector Boolean Function Terminal Node NAND3 Gate Memory Utilization 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    CUDD: CU Decision Diagram Package.
  2. 2.
    Aloul, F., Hassoun, S., Sakallah, K., Blauuw, D.: Robust SAT-Based Search Algorithm for Leakage Power Reduction. In: Proc. Power and Timing Models and Simulation. Seville, Spain (2002)Google Scholar
  3. 3.
    Bahar, R.I., Frohm, E.A., Gaona, C.M., Hachtel, G.D., Macii, E., Pardo, A., Somenzi, F.: Algebraic Decision Diagrams and Their Applications. Formal Methods in Systems Design 10(2/3), 171–206 (1997)CrossRefGoogle Scholar
  4. 4.
    Cao, Y., Sato, T., Sylvester, D., Orshansky, M., Hu, C.: New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design. In: Proc. IEEE Custom Integrated Circuit Conference, pp. 201–204. Orlando, FL (2000).
  5. 5.
    Chopra, K., Vrudhula, S.: Implicit Pseudo Boolean Enumeration Algorithms for Input Vector Control. In: Proc. Design Automation Conference, pp. 767–772. San Diego, CA (2004)Google Scholar
  6. 6.
    Clarke, E.M., McMillan, K.L., Zhao, X., Fujita, M., Yang, J.: Spectral transforms for large boolean functions with applications to technology mapping. In: Proceedings of the 30th International Conference on Design Automation, pp. 54–60. ACM Press (1993). DOI
  7. 7.
    Duarte, D., Tsai, Y., Vijaykrishnan, N., Irwin, M.J.: Evaluating Run-Time Techniques for Leakage Power Reduction. In: 7th ASPDAC/15th International Conference on VLSI Design (2002)Google Scholar
  8. 8.
    Ferre, A., Figueras, J.: Characterization of Leakage Power in CMOS Technologies. In: Proc., IEEE International Conference on Electronics Circuits and Systems, pp. 85–188 (1998)Google Scholar
  9. 9.
    Gao, F., Hayes, J.: Exact and Heuristic Approaches to Input Vector Control for Leakage Power Reduction. In: Proc. International Conference on Computer-Aided Design, pp. 527–532. San Jose, CA (2004)Google Scholar
  10. 10.
    Halter, J., Najm, F.: A Gate-Level Leakage Power Reduction Method for Ultra Low Power CMOS Circuits. In: Proc. Custom Integrated Circuits Conference, pp. 475–478. Santa Clara, CA (1997)Google Scholar
  11. 11.
    Johnson, M., Somasekhar, D., Roy, K.: Models and Algorithms for Bounds on Leakage in CMOS Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 18(6), 714–725 (1999)CrossRefGoogle Scholar
  12. 12.
    Narayan, A., Jain, J., Fujita, M., Sangiovanni-Vincetelli, A.: Partitioned ROBDDs–A Compact, Canonical and Efficiently Manipulable Representation for Boolean Functions. In: Proceedings, IEEE/ACM International Conference on Computer-Aided Design, pp. 547–554 (1996)Google Scholar
  13. 13.
    Rao, R., Liu, F., Burns, J., Brown, R.: A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits. In: Proc. International Conference on Computer-aided Design, pp. 689–692. San Jose, CA (2003)Google Scholar
  14. 14.
    Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., Sangiovanni-Vincentelli, A.L.: SIS: A System for Sequential Circuit Synthesis. Tech. Rep. UCB/ERL M92/41, Electronics Research Laboratory, Univ. of California, Berkeley, CA 94720 (1992)Google Scholar
  15. 15.
    Song, H.Y., Bohidar, S., Bahar, R.I., Grodstein, J.: Symbolic Failure Analysis of Custom Circuits due to Excessive Leakage Current. In: Proc. IEEE International Conference on Computer Design, pp. 70–75 (2003)Google Scholar
  16. 16.
    Zhanping, C., Johnson, M., Liqiong, W., Roy, W.: Estimation of Standby Leakage Power in CMOS Circuit Considering Accurate Modeling of Transistor Stacks. In: Proc. International Symposium on Low Power Electronics and Design, pp. 239–244. Monterey, CA (1998)Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  • Nikhil Jayakumar
    • 1
  • Suganth Paul
    • 2
  • Rajesh Garg
    • 3
  • Kanupriya Gulati
    • 4
  • Sunil P. Khatri
    • 5
  1. 1.SunnyvaleUSA
  2. 2.AustinUSA
  3. 3.HillsboroUSA
  4. 4.College StationUSA
  5. 5.Dept. Electrical & Computer EngineeringTexas A & M UniversityCollege StationUSA

Personalised recommendations