Implementation of the Chip

  • Nikhil Jayakumar
  • Suganth Paul
  • Rajesh Garg
  • Kanupriya Gulati
  • Sunil P. Khatri


In this chapter we cover all implementation aspects of the chip. We start with an overview of the design flow used (in Sect. 15.2. Next, in Sect. 15.3, we discuss how we translate the BFSK circuit (written in Verilog) to a netlist (of a network of PLAs). In Sect. 15.4, we discuss how we verify the dynamic compensation circuit through SPICE simulations. The design of the DAC and amplifier circuitry is covered in Sect. 15.5. Some special considerations that need to be taken care of for this chip, including some additions required for the sake of improved testability and improved yield are discussed in Sect. 15.6. In this section, we also discuss how we created separate voltage domains to enable a comparison of the sub-threshold implementation of the BFSK circuit with a regular super-threshold standard-cell-based version. The details of how we implemented the standard-cell-based version of the BFSK circuit are covered in Sect. 15.7. The design of the IO pads and the ESD structures used is covered in Sect. 15.8. In Sect. 15.9, we present how the entire chip was integrated and how we decided the pin-out for the IC. Layout details of the all the components of the IC are covered in Sect. 15.10. We explain how we verified the design before tape-out in Sect. 15.11.


Spice Simulation Output Driver Voltage Domain Pass Gate Multilevel Network 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA: Envisia Silicon Ensemble Place-and-route Reference (1999)Google Scholar
  2. 2.
    van Genderen, A.J., van der Meijs, N.P.: Space3d Capacitance Extraction User’s Manual. Delft Univ. of Technology, Delft, The Netherlands (1997)Google Scholar
  3. 3.
  4. 4.
    Design Systems Inc., C.: ASSURA Layout vs. Schematic Verifier. (2007)
  5. 5.
    Khatri, S.P.: Cross-talk Noise Immune VLSI Design using Regular Layout Fabrics. Ph.D. thesis, University of California, Berkeley (1999)Google Scholar
  6. 6.
    Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., Sangiovanni-Vincentelli, A.L.: SIS: A System for Sequential Circuit Synthesis. Tech. Rep. UCB/ERL M92/41, erl, University of California, Berkeley, CA 94720 (1992)Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  • Nikhil Jayakumar
    • 1
  • Suganth Paul
    • 2
  • Rajesh Garg
    • 3
  • Kanupriya Gulati
    • 4
  • Sunil P. Khatri
    • 5
  1. 1.SunnyvaleUSA
  2. 2.AustinUSA
  3. 3.HillsboroUSA
  4. 4.College StationUSA
  5. 5.Dept. Electrical & Computer EngineeringTexas A & M UniversityCollege StationUSA

Personalised recommendations